{"id":"https://openalex.org/W2949434654","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741675","title":"A perspective on NVRAM technology for future computing system","display_name":"A perspective on NVRAM technology for future computing system","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2949434654","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741675","mag":"2949434654"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2019.8741675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063273965","display_name":"Katsuhiko Hoya","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Katsuhiko Hoya","raw_affiliation_strings":["Toshiba Memory Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Memory Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042713853","display_name":"Kosuke Hatsuda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kosuke Hatsuda","raw_affiliation_strings":["Toshiba Memory Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Memory Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108917273","display_name":"Kenji Tsuchida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Tsuchida","raw_affiliation_strings":["Toshiba Memory Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Memory Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043090014","display_name":"Yohii Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yohii Watanabe","raw_affiliation_strings":["Toshiba Memory Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Memory Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072275088","display_name":"Yusuke Shirota","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Shirota","raw_affiliation_strings":["Toshiba Memory Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Memory Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089947373","display_name":"Tatsunori Kanai","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsunori Kanai","raw_affiliation_strings":["Toshiba Corporation, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.5578,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69711248,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11612","display_name":"Stochastic Gradient Optimization Techniques","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.9296971559524536},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7359492182731628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6901843547821045},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5314558744430542},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5304087400436401},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5292115807533264},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.49181702733039856},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4742266833782196},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4585627615451813},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4519979953765869},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.4302111864089966},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3510405421257019},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34947484731674194},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.34713178873062134},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29434332251548767},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28121164441108704},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.25915804505348206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2072494924068451},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.15120616555213928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14515036344528198},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.12774595618247986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11353284120559692},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09073355793952942}],"concepts":[{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.9296971559524536},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7359492182731628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6901843547821045},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5314558744430542},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5304087400436401},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5292115807533264},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.49181702733039856},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4742266833782196},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4585627615451813},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4519979953765869},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.4302111864089966},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3510405421257019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34947484731674194},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.34713178873062134},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29434332251548767},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28121164441108704},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.25915804505348206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2072494924068451},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.15120616555213928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14515036344528198},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.12774595618247986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11353284120559692},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09073355793952942},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2019.8741675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2122385907"],"related_works":["https://openalex.org/W2769084511","https://openalex.org/W3213862435","https://openalex.org/W2156254084","https://openalex.org/W2199137887","https://openalex.org/W4240163901","https://openalex.org/W3013223375","https://openalex.org/W2949434654","https://openalex.org/W2319558582","https://openalex.org/W4211016066","https://openalex.org/W2947566432"],"abstract_inverted_index":{"Memory":[0],"hierarchy":[1],"(Fig.":[2],"1)":[3],"is":[4],"one":[5],"of":[6,11,58,64],"the":[7,38,56,71],"most":[8],"essential":[9],"component":[10],"any":[12],"computing":[13,60],"system.":[14],"Non-volatile":[15],"random":[16],"access":[17],"memory":[18],"(NVRAM)":[19],"technologies,":[20],"such":[21],"as":[22],"PCRAM,":[23],"STT-MRAM":[24],"and":[25,34,45,67],"ReRAM,":[26],"have":[27],"been":[28,52],"massively":[29],"produced":[30],"in":[31,62,70],"recent":[32],"years":[33],"expected":[35,53],"to":[36,54],"bridge":[37],"bandwidth":[39],"gap":[40],"between":[41],"DRAM":[42],"(main":[43],"memory)":[44],"NAND":[46],"flash":[47],"(storage).":[48],"NVRAM":[49],"also":[50],"has":[51],"provide":[55],"revolution":[57],"existing":[59],"system":[61],"terms":[63],"density,":[65],"performance":[66],"persistence":[68],"management":[69],"near":[72],"future.":[73]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}