{"id":"https://openalex.org/W2952116120","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741553","title":"New Memory Technology, Design and Architecture Co-Optimization to Enable Future System Needs","display_name":"New Memory Technology, Design and Architecture Co-Optimization to Enable Future System Needs","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2952116120","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741553","mag":"2952116120"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2019.8741553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074053801","display_name":"A. Furn\u00e9mont","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Arnaud Furnemont","raw_affiliation_strings":["Imec"],"affiliations":[{"raw_affiliation_string":"Imec","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074053801"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06130968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7501250505447388},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.741728663444519},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5552181005477905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5407012701034546},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.5239836573600769},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5105408430099487},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4392842948436737},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.43647849559783936},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41563501954078674},{"id":"https://openalex.org/keywords/co-design","display_name":"Co-design","score":0.4123454988002777},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2891501784324646},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20193353295326233},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19554126262664795},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.13928186893463135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7501250505447388},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.741728663444519},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5552181005477905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5407012701034546},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.5239836573600769},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5105408430099487},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4392842948436737},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.43647849559783936},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41563501954078674},{"id":"https://openalex.org/C180962459","wikidata":"https://www.wikidata.org/wiki/Q1038171","display_name":"Co-design","level":2,"score":0.4123454988002777},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2891501784324646},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20193353295326233},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19554126262664795},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.13928186893463135},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2019.8741553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W13066059","https://openalex.org/W2998048831","https://openalex.org/W571260052","https://openalex.org/W1504963017","https://openalex.org/W2093501922","https://openalex.org/W2806324991","https://openalex.org/W1577843600","https://openalex.org/W1665143025","https://openalex.org/W1670369273","https://openalex.org/W2497252312","https://openalex.org/W2188831130","https://openalex.org/W612789569","https://openalex.org/W635259770","https://openalex.org/W1981932714","https://openalex.org/W2004973652","https://openalex.org/W1538301852","https://openalex.org/W1591138659","https://openalex.org/W1180408398","https://openalex.org/W2184510701","https://openalex.org/W2057764354"],"abstract_inverted_index":{"While":[0],"conventional":[1],"scaling":[2],"at":[3,52],"device":[4,34,72,120],"level":[5],"becomes":[6],"increasingly":[7],"difficult,":[8],"the":[9,29,32,62,71,75,119,126],"system":[10,36,53,78],"still":[11],"requires":[12],"lower":[13,16],"power":[14,49],"and":[15,22,35,50,94,104,109],"cost":[17],"for":[18],"a":[19,84],"given":[20],"functionality":[21],"performance.":[23],"It":[24],"is":[25],"time":[26],"to":[27,57,64,67,88,115],"bridge":[28],"gaps":[30],"between":[31],"technology,":[33],"teams.":[37],"Emerging":[38],"concepts":[39],"can":[40],"only":[41],"make":[42],"sense":[43],"by":[44],"studying":[45],"their":[46],"impact":[47,101],"on":[48,70,102],"performance":[51],"level.":[54],"This":[55],"needs":[56,112],"happen":[58],"early":[59],"enough":[60],"in":[61],"development":[63],"be":[65],"able":[66],"give":[68],"feedback":[69],"specifications,":[73],"hence":[74],"need":[76],"of":[77,86,91],"simulators.":[79],"In":[80],"particular,":[81],"STT-MRAM":[82],"has":[83],"lot":[85],"potential":[87],"reduce":[89],"energy":[90],"cache":[92],"level,":[93],"we'":[95,122],"ll":[96,123],"dive":[97],"deeper":[98],"into":[99],"its":[100],"HPC":[103],"mobile":[105],"applications.":[106],"DRAM":[107],"roadmap":[108],"even":[110],"storage":[111],"also":[113,124],"seem":[114],"accelerate":[116],"faster":[117],"than":[118],"roadmap,":[121],"open":[125],"discussion":[127],"around":[128],"these":[129],"concepts.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}