{"id":"https://openalex.org/W2805068487","doi":"https://doi.org/10.1109/vlsi-dat.2018.8373256","title":"Digital intelligence and chip design","display_name":"Digital intelligence and chip design","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2805068487","doi":"https://doi.org/10.1109/vlsi-dat.2018.8373256","mag":"2805068487"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2018.8373256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2018.8373256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003355154","display_name":"Sashi Obilisetty","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Sashi Obilisetty","raw_affiliation_strings":["Synopsys, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5003355154"],"corresponding_institution_ids":["https://openalex.org/I1335490905"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9772999882698059,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.617323637008667},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5933051109313965},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5624372959136963},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5585313439369202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5569072365760803},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5372791886329651},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5042215585708618},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4949621558189392},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44733864068984985},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4177865982055664},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4101574420928955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38513728976249695},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3792784810066223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3619807958602905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33371037244796753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31068316102027893},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27411866188049316},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24236741662025452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.617323637008667},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5933051109313965},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5624372959136963},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5585313439369202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5569072365760803},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5372791886329651},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5042215585708618},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4949621558189392},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44733864068984985},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4177865982055664},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4101574420928955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38513728976249695},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3792784810066223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3619807958602905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33371037244796753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31068316102027893},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27411866188049316},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24236741662025452},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2018.8373256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2018.8373256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1601795611","https://openalex.org/W1663973292","https://openalex.org/W2083951140","https://openalex.org/W2121863487","https://openalex.org/W2544286079","https://openalex.org/W2604486584","https://openalex.org/W2729884336","https://openalex.org/W4214717370","https://openalex.org/W6735434389"],"related_works":["https://openalex.org/W2031235560","https://openalex.org/W2161335888","https://openalex.org/W2114773158","https://openalex.org/W4242383160","https://openalex.org/W2548106609","https://openalex.org/W2154989823","https://openalex.org/W1852277090","https://openalex.org/W2081795747","https://openalex.org/W1974416117","https://openalex.org/W2168458994"],"abstract_inverted_index":{"The":[0],"following":[1],"topics":[2],"are":[3],"dealt":[4],"with:":[5],"learning":[6],"(artificial":[7],"intelligence);":[8],"integrated":[9,13,22],"circuit":[10,23],"design;":[11,19],"CMOS":[12],"circuits;":[14],"low-power":[15],"electronics;":[16],"system-on-chip;":[17],"logic":[18],"neural":[20],"nets;":[21],"testing;":[24],"automatic":[25],"test":[26],"pattern":[27],"generation;":[28],"and":[29],"gallium":[30],"compounds.":[31]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}