{"id":"https://openalex.org/W4250328777","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939689","title":"Heterogeneous SoCs","display_name":"Heterogeneous SoCs","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W4250328777","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939689"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091022757","display_name":"Subramanian S. Iyer","orcid":"https://orcid.org/0000-0003-1220-031X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subramanian S. Iyer","raw_affiliation_strings":["University of California, Los Angeles, United States of America"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, United States of America","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091022757"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41049344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6643748879432678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6160197257995605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5597923398017883},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49845314025878906},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4900275468826294},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4829487204551697},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48135095834732056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40578675270080566},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3305668234825134},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19915997982025146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19410571455955505}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6643748879432678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6160197257995605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5597923398017883},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49845314025878906},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4900275468826294},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4829487204551697},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48135095834732056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40578675270080566},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3305668234825134},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19915997982025146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19410571455955505},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"SoCs":[0],"have":[1,27,48,68],"benefitted":[2],"immensely":[3],"from":[4,100],"the":[5,21,52,78,90,96,110],">1000\u00d7":[6],"linear":[7],"scaling":[8],"of":[9,81],"Silicon.":[10],"However,":[11],"interconnecting":[12],"die":[13],"on":[14,31,51],"PCBs":[15],"has":[16],"not":[17],"scaled":[18],"appreciably":[19],"in":[20],"last":[22],"several":[23],"decades":[24],"and":[25,36,42,56,94,113],"we":[26,43,54,67],"had":[28],"to":[29,88,98,104],"rely":[30],"complex":[32,58],"power":[33],"hungry":[34],"serializers":[35],"deserializers.":[37],"That":[38],"is":[39],"changing":[40],"now":[41],"show":[44],"that":[45],"it":[46],"can":[47],"significant":[49],"impact":[50],"way":[53],"design":[55,112],"integrate":[57],"systems":[59],"as":[60,62],"well":[61],"their":[63],"performance.":[64],"At":[65],"UCLA,":[66],"been":[69],"developing":[70],"a":[71,101,105],"Simple":[72],"Universal":[73],"Parallel":[74],"IntERface":[75],"(Super)":[76],"for":[77],"heterogeneous":[79],"integration":[80,115],"diverse":[82],"hard":[83],"IP.":[84],"Such":[85],"methods":[86],"promise":[87],"reduce":[89,95],"NRE":[91],"by":[92],"10\u201320\u00d7":[93],"time":[97],"market":[99],"few":[102,106],"years":[103],"months,":[107],"potentially":[108],"democratizing":[109],"chip":[111],"system":[114],"business.":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}