{"id":"https://openalex.org/W2624125804","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939675","title":"Reducing aging on scratchpad memory using temporal- and FSM-based power management","display_name":"Reducing aging on scratchpad memory using temporal- and FSM-based power management","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2624125804","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939675","mag":"2624125804"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009277941","display_name":"Yun Kae Law","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yun Kae Law","raw_affiliation_strings":["Dept. of Computer Science & Information Engineering, National Cheng Kung University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Information Engineering, National Cheng Kung University","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101864424","display_name":"Ing-Chao Lin","orcid":"https://orcid.org/0000-0003-1994-7512"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ing-Chao Lin","raw_affiliation_strings":["Dept. of Computer Science & Information Engineering, National Cheng Kung University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Information Engineering, National Cheng Kung University","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108633013","display_name":"Cheng-Chien Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Chien Lin","raw_affiliation_strings":["Dept. of Computer Science & Information Engineering, National Cheng Kung University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Information Engineering, National Cheng Kung University","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009277941"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05739755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.7806138396263123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7556352615356445},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7446082830429077},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.671169638633728},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6625988483428955},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6058311462402344},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.605494499206543},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5061966776847839},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4894229471683502},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4790824055671692},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4738360345363617},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4532301723957062},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43132686614990234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3817972242832184},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3479885458946228},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24198007583618164},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20970934629440308},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1972806751728058},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1899009346961975},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1507907211780548},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1393091380596161},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09960770606994629}],"concepts":[{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.7806138396263123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7556352615356445},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7446082830429077},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.671169638633728},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6625988483428955},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6058311462402344},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.605494499206543},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5061966776847839},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4894229471683502},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4790824055671692},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4738360345363617},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4532301723957062},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43132686614990234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3817972242832184},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3479885458946228},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24198007583618164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20970934629440308},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1972806751728058},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1899009346961975},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1507907211780548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1393091380596161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09960770606994629},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2002612140","https://openalex.org/W2022628721","https://openalex.org/W2032094184","https://openalex.org/W2039956522","https://openalex.org/W2041811089","https://openalex.org/W2061521763","https://openalex.org/W2064216733","https://openalex.org/W2064979487","https://openalex.org/W2131054871","https://openalex.org/W2139542266","https://openalex.org/W2144757190","https://openalex.org/W2149590159","https://openalex.org/W2150424241","https://openalex.org/W2167669450","https://openalex.org/W4232751114","https://openalex.org/W4232966972","https://openalex.org/W6665958709"],"related_works":["https://openalex.org/W2125647168","https://openalex.org/W1989662831","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2032286916","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2624125804"],"abstract_inverted_index":{"Scratchpad":[0],"memory":[1],"(SPM)":[2],"which":[3],"is":[4,15,53,171],"software-controlled":[5],"SRAM":[6,46],"has":[7,36,62],"lower":[8],"power":[9,84,138,147],"consumption":[10],"compared":[11],"to":[12,87,95,116,126,150],"cache.":[13],"It":[14],"becoming":[16],"widely":[17],"used":[18,98,180],"in":[19],"CPU,":[20],"GPU":[21],"and":[22,146],"embedded":[23],"devices.":[24],"Meanwhile,":[25],"as":[26],"CMOS":[27],"technology":[28],"continues":[29],"shrinking,":[30],"negative":[31],"bias":[32],"temperature":[33],"instability":[34],"(NBTI)":[35],"become":[37],"a":[38,54,82,111,118,136],"major":[39],"reliability":[40],"concern.":[41],"Recent":[42],"studies":[43],"show":[44,168],"that":[45,141,169],"suffers":[47],"from":[48],"NBTI":[49],"effect,":[50],"so":[51],"it":[52],"significant":[55],"issue":[56],"for":[57,102],"SPM.":[58],"While":[59],"most":[60],"research":[61],"focused":[63],"on":[64,67,73],"mitigating":[65],"aging":[66,75],"cache,":[68],"little":[69],"attention":[70],"are":[71,179],"focusing":[72],"SPM":[74,89,155],"mitigation.":[76],"In":[77],"this":[78],"paper,":[79],"we":[80,109],"propose":[81,110,135],"temporal-based":[83],"management":[85,139],"technique":[86,140],"turn":[88,127],"pages":[90,131,156],"into":[91,157],"sleep":[92,161],"modes":[93],"according":[94],"its":[96],"recently":[97],"history.":[99],"To":[100],"account":[101],"different":[103,107],"access":[104],"behaviors":[105],"of":[106,154],"applications,":[108],"dynamic":[112],"threshold":[113,120],"adjustment":[114],"algorithm":[115],"adjust":[117],"predefined":[119],"(P":[121],"<inf":[122],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[123],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</inf>":[124],")":[125],"off":[128],"the":[129,152],"idle":[130],"dynamically.":[132],"We":[133],"also":[134],"FSM-based":[137],"combines":[142],"both":[143,177],"voltage":[144],"scaling":[145],"gating":[148],"techniques":[149,178],"change":[151],"states":[153],"drowsy":[158],"mode":[159,162],"or":[160],"at":[163],"runtime.":[164],"The":[165],"experimental":[166],"results":[167],"degradation":[170],"improved":[172],"more":[173],"than":[174],"7%":[175],"when":[176],"simultaneously.":[181]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}