{"id":"https://openalex.org/W2621642761","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939674","title":"Design space exploration with a cycle-accurate systemC/TLM DRAM controller model","display_name":"Design space exploration with a cycle-accurate systemC/TLM DRAM controller model","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2621642761","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939674","mag":"2621642761"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104013919","display_name":"Ting-Shuo Hsu","orcid":"https://orcid.org/0000-0002-4507-1617"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-Shuo Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108252185","display_name":"Chao-Chih Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Chih Wu","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101274909","display_name":"Che-Wei Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Che-Wei Hsu","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029346217","display_name":"Chih-Tsun Huang","orcid":"https://orcid.org/0000-0002-0214-6826"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Tsun Huang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204273","display_name":"Jing-Jia Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Jia Liou","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103707449","display_name":"Yao\u2010Hua Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Hua Chen","raw_affiliation_strings":["Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008813715","display_name":"Juin\u2010Ming Lu","orcid":"https://orcid.org/0000-0002-4219-1349"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]},{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juin-Ming Lu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5104013919"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06453149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9047975540161133},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8756073117256165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8170207738876343},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6701973676681519},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6594340801239014},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5772079229354858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5518510937690735},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5448049306869507},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.5319120287895203},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5208085775375366},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5075865983963013},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.4428214430809021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4206481873989105},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3203697204589844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26659032702445984},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14005795121192932}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9047975540161133},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8756073117256165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8170207738876343},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6701973676681519},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6594340801239014},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5772079229354858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5518510937690735},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5448049306869507},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.5319120287895203},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5208085775375366},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5075865983963013},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.4428214430809021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4206481873989105},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3203697204589844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26659032702445984},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14005795121192932},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1964316448","https://openalex.org/W1980891674","https://openalex.org/W1993488239","https://openalex.org/W2034861439","https://openalex.org/W2114139799","https://openalex.org/W2138661001","https://openalex.org/W2158620667","https://openalex.org/W2162639668","https://openalex.org/W2204664557","https://openalex.org/W3147974890","https://openalex.org/W4243308852","https://openalex.org/W6641191176","https://openalex.org/W6683227110","https://openalex.org/W6824546794"],"related_works":["https://openalex.org/W2533881872","https://openalex.org/W2301151507","https://openalex.org/W1596567466","https://openalex.org/W2170029576","https://openalex.org/W2548514518","https://openalex.org/W2790192245","https://openalex.org/W2537443402","https://openalex.org/W1996984607","https://openalex.org/W2059569687","https://openalex.org/W1550409889"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,52,73],"developed":[4],"a":[5,34,41],"high-level":[6],"simulation":[7,50],"model":[8,23,39,56],"for":[9,28],"DRAM":[10],"controllers":[11],"to":[12,33,47,57,68,86],"capture":[13],"such":[14],"features":[15],"as":[16],"burst":[17],"alignment,":[18],"scheduling":[19],"policies,":[20],"etc.":[21],"The":[22,62],"is":[24],"based":[25],"on":[26],"SystemC/TLM":[27],"ESL":[29],"platform":[30],"integration.":[31],"Compared":[32],"commercial":[35],"RTL":[36],"implementation,":[37],"the":[38,55],"has":[40],"worst-case":[42],"error":[43],"of":[44,92],"4.5%.":[45],"Due":[46],"its":[48],"fast":[49],"speed,":[51],"then":[53],"apply":[54],"demonstrate":[58],"two":[59],"design":[60],"trade-offs.":[61],"results":[63],"show":[64],"that":[65],"it's":[66],"possible":[67],"improve":[69],"10.9%":[70],"throughput":[71],"if":[72],"share":[74],"command":[75],"queues":[76],"among":[77],"ports.":[78],"And":[79],"average":[80],"read":[81],"latency":[82,94],"can":[83],"have":[84],"up":[85],"10.7%":[87],"improvement":[88],"over":[89],"an":[90],"increase":[91],"write":[93,98],"(tolerable":[95],"with":[96],"more":[97],"buffers)":[99],"by":[100],"tuning":[101],"read/write":[102],"switching":[103],"policy.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}