{"id":"https://openalex.org/W2624111906","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939658","title":"Layout placement optimization with isolation rings for high-voltage VLSI circuits","display_name":"Layout placement optimization with isolation rings for high-voltage VLSI circuits","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2624111906","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939658","mag":"2624111906"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055958883","display_name":"Chih-Wei Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Wei Lee","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112593220","display_name":"Hwa-Yi Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hwa-Yi Tseng","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036644201","display_name":"Chi-Lien Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Lien Kuo","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078761347","display_name":"Chin Hsia","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin Hsia","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan ROC","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5055958883"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.2938,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58061465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7811774611473083},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.6749321818351746},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6078145503997803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5892162322998047},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5675181150436401},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5413100719451904},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5372111201286316},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.47222402691841125},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4570368528366089},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4543510973453522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4384923577308655},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41365134716033936},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24943691492080688},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21908986568450928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2093067765235901},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06367611885070801}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7811774611473083},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.6749321818351746},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6078145503997803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5892162322998047},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5675181150436401},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5413100719451904},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5372111201286316},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.47222402691841125},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4570368528366089},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4543510973453522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4384923577308655},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41365134716033936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24943691492080688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21908986568450928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2093067765235901},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06367611885070801},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C89423630","wikidata":"https://www.wikidata.org/wiki/Q7193","display_name":"Microbiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.550000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1980984060","https://openalex.org/W1998752433","https://openalex.org/W2019141022","https://openalex.org/W2076974297","https://openalex.org/W2100740271","https://openalex.org/W2127708750","https://openalex.org/W2141019759","https://openalex.org/W2156152281","https://openalex.org/W3142330788","https://openalex.org/W4249900664","https://openalex.org/W6669974401","https://openalex.org/W6680965115"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2742852324","https://openalex.org/W2019954703","https://openalex.org/W2223186343"],"abstract_inverted_index":{"In":[0,76],"the":[1,10,24,34,65,73,94,102,120,125,130,133,141,153],"literature,":[2],"there":[3],"are":[4,21],"many":[5],"EDA":[6,62],"works":[7],"related":[8],"to":[9,59,71,85,123,129,139],"layout":[11,95,126],"placement":[12,25,66,80,121,135],"of":[13,19,26,36,97,104,112],"analog":[14],"VLSI":[15,28],"circuits.":[16,29,99],"However,":[17],"few":[18],"them":[20],"discussing":[22],"about":[23],"high-voltage":[27,37,98,145],"Compared":[30],"with":[31,68,147],"typical":[32],"circuits,":[33],"design":[35],"circuits":[38],"often":[39],"requires":[40],"isolation":[41,49,69,91,108,113,148],"rings":[42,50,70,92,114,149],"around":[43],"transistors":[44,105],"for":[45,64,93,144],"better":[46],"protection.":[47],"Because":[48],"will":[51,115],"occupy":[52],"large":[53],"chip":[54,74,142],"area,":[55],"it":[56],"is":[57,83,137],"necessary":[58],"develop":[60],"proper":[61],"tools":[63],"optimization":[67,81],"reduce":[72,140],"cost.":[75],"this":[77],"paper,":[78],"a":[79],"flow":[82],"proposed":[84,134],"consider":[86],"both":[87],"symmetry":[88],"constraints":[89],"and":[90,150],"automation":[96],"Through":[100],"changing":[101],"location":[103],"inside":[106],"every":[107],"rings,":[109],"different":[110],"shapes":[111],"be":[116],"considered":[117],"simultaneously":[118],"during":[119],"algorithm":[122,136,154],"optimize":[124],"area.":[127],"According":[128],"experimental":[131],"results,":[132],"able":[138],"area":[143],"designs":[146],"still":[151],"keeps":[152],"efficiency.":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}