{"id":"https://openalex.org/W2623461819","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939656","title":"High-level low-power system design optimization","display_name":"High-level low-power system design optimization","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2623461819","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939656","mag":"2623461819"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045572258","display_name":"David J. Pursley","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Pursley","raw_affiliation_strings":["Cadence Design Systems, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012225968","display_name":"Tung-Hua Yeh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tung-Hua Yeh","raw_affiliation_strings":["Cadence Design Systems, Inc., Taiwan"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045572258"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.3519,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8192642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7864135503768921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6690595149993896},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6551449298858643},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5904300808906555},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5878278017044067},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5739585161209106},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5484021306037903},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.512890100479126},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.47208163142204285},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41957688331604004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.393746942281723},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3375849723815918},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19631069898605347},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.16754388809204102},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12041619420051575}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7864135503768921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6690595149993896},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6551449298858643},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5904300808906555},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5878278017044067},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5739585161209106},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5484021306037903},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.512890100479126},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.47208163142204285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41957688331604004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.393746942281723},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3375849723815918},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19631069898605347},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.16754388809204102},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12041619420051575},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6600000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2548514518","https://openalex.org/W2553858107","https://openalex.org/W2191327475","https://openalex.org/W2046352736","https://openalex.org/W2102117846","https://openalex.org/W2103339351","https://openalex.org/W1980754445","https://openalex.org/W2764229965","https://openalex.org/W2119501389","https://openalex.org/W2078968715"],"abstract_inverted_index":{"High-level":[0],"decisions":[1,14],"have":[2],"the":[3,10,19,26,37,52],"most":[4,53],"impact":[5],"on":[6],"power":[7,68],"consumption,":[8],"but":[9],"effect":[11],"of":[12,47],"those":[13],"cannot":[15],"be":[16],"known":[17],"until":[18],"hardware":[20,48],"is":[21],"implemented.":[22],"This":[23,56],"paper":[24,57],"walks":[25],"reader":[27],"through":[28],"an":[29],"industrial":[30],"high-level":[31,66],"low-power":[32],"design":[33],"methodology":[34],"that":[35],"enables":[36],"designer":[38],"to":[39,50],"consider":[40],"and":[41],"quantitatively":[42],"evaluate":[43],"a":[44],"broad":[45],"range":[46],"implementations":[49],"find":[51],"power-efficient":[54],"architecture.":[55],"concludes":[58],"with":[59],"two":[60],"industry":[61],"case":[62],"studies":[63],"using":[64],"this":[65],"low":[67],"methodology.":[69]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}