{"id":"https://openalex.org/W2622345673","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939644","title":"High-speed and low-power VLSI-architecture for inexact speculative adder","display_name":"High-speed and low-power VLSI-architecture for inexact speculative adder","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2622345673","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939644","mag":"2622345673"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033933825","display_name":"Rahul Shrestha","orcid":"https://orcid.org/0000-0003-2224-0892"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Shrestha","raw_affiliation_strings":["School of Computing & Electrical Engineering, Indian Institute of Technology (IIT), Mandi"],"affiliations":[{"raw_affiliation_string":"School of Computing & Electrical Engineering, Indian Institute of Technology (IIT), Mandi","institution_ids":["https://openalex.org/I9579091"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5033933825"],"corresponding_institution_ids":["https://openalex.org/I9579091"],"apc_list":null,"apc_paid":null,"fwci":0.7167,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.72430839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8148223161697388},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6890050768852234},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6577503681182861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6311323642730713},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5437695980072021},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5355685949325562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.508351743221283},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45721837878227234},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.391992449760437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36102810502052307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35466593503952026},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31886905431747437},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1823289692401886},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10697376728057861}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8148223161697388},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6890050768852234},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6577503681182861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6311323642730713},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5437695980072021},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5355685949325562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.508351743221283},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45721837878227234},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.391992449760437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36102810502052307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35466593503952026},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31886905431747437},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1823289692401886},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10697376728057861},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1538177026","https://openalex.org/W1579004116","https://openalex.org/W2058210522","https://openalex.org/W2072700980","https://openalex.org/W2129394555","https://openalex.org/W2132437582","https://openalex.org/W2137414433","https://openalex.org/W2160398557","https://openalex.org/W4240268885","https://openalex.org/W6634717524"],"related_works":["https://openalex.org/W2153277267","https://openalex.org/W2083349434","https://openalex.org/W1862012470","https://openalex.org/W2046530291","https://openalex.org/W1495852898","https://openalex.org/W1556947579","https://openalex.org/W2177095897","https://openalex.org/W2241814608","https://openalex.org/W1608474976","https://openalex.org/W3094426418"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"carry-lookahead":[3],"adder":[4,12],"(CLA)":[5],"based":[6],"design":[7,122],"of":[8,33,38,63,83,100,129,136],"the":[9,31,39,49,64,91,95,152],"contemporary":[10],"inexact-speculative":[11],"(ISA)":[13],"which":[14,86],"is":[15,67,87,104],"fine":[16],"grain":[17],"pipelined":[18],"to":[19,47],"include":[20],"few":[21],"logic":[22],"gates":[23],"along":[24],"its":[25],"critical":[26],"path":[27],"and":[28,57,97,118,132],"thereby,":[29],"enhancing":[30],"frequency":[32,82],"operation.":[34],"Additionally,":[35],"various":[36,61],"stages":[37],"proposed":[40,102,145],"ISA":[41,66,103,146],"architecture":[42],"has":[43],"been":[44],"clock":[45,81,142],"gated":[46],"reduce":[48],"power":[50,117,138,150],"consumed":[51,133],"by":[52],"this":[53],"design.":[54],"Functional":[55],"verification":[56],"hardware":[58],"implementation":[59],"for":[60,116],"configurations":[62],"suggested":[65],"carried":[68,105],"out":[69,106],"on":[70],"field-programmable":[71],"gate-array":[72],"(FPGA)":[73],"platform.":[74],"It":[75],"could":[76],"operate":[77],"at":[78,139],"a":[79],"maximum":[80],"324":[84],"MHz":[85,141],"52%":[88],"better":[89],"then":[90],"conventional":[92],"ISA.":[93],"Thereafter,":[94],"synthesis":[96],"post-layout":[98],"simulation":[99],"32-bit":[101],"using":[107],"90":[108],"nm":[109],"complementary":[110],"metal-oxide":[111],"semiconductors":[112],"(CMOS)":[113],"technology":[114],"node":[115],"area":[119,131],"analysis.":[120],"Our":[121],"occupied":[123],"5.11":[124],"mm":[125],"<sup":[126],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[127],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[128],"chip":[130],"9.68":[134],"mW":[135],"total":[137],"400":[140],"frequency.":[143],"The":[144],"burns":[147],"52.8%":[148],"lesser":[149],"than":[151],"state-of-the-art":[153],"work.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}