{"id":"https://openalex.org/W1607075260","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114549","title":"IC design challenges and opportunities for advanced process technology","display_name":"IC design challenges and opportunities for advanced process technology","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1607075260","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114549","mag":"1607075260"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072539515","display_name":"Hsien-Hsin S. Lee","orcid":"https://orcid.org/0000-0002-8926-8243"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":true,"raw_author_name":"Hsien-Hsin S. Lee","raw_affiliation_strings":["Design Methodology and Kit Development Division Taiwan, Semiconductor Manufacturing Co. Ltd., Hsinchu, Taiwan","Design Methodology and Kit Development Division, Taiwan Semiconductor Manufacturing Co. Ltd., Hsinchu, Taiwan 300-78"],"affiliations":[{"raw_affiliation_string":"Design Methodology and Kit Development Division Taiwan, Semiconductor Manufacturing Co. Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Design Methodology and Kit Development Division, Taiwan Semiconductor Manufacturing Co. Ltd., Hsinchu, Taiwan 300-78","institution_ids":["https://openalex.org/I1334877674"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5072539515"],"corresponding_institution_ids":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6545332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.648977518081665},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6269054412841797},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.5857899785041809},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.545116662979126},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5206415057182312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49909329414367676},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4907558858394623},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4907287359237671},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4902082085609436},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.4394114017486572},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.4352073073387146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35327741503715515},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.226485937833786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2104748785495758},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20899063348770142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20280146598815918}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.648977518081665},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6269054412841797},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.5857899785041809},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.545116662979126},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5206415057182312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49909329414367676},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4907558858394623},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4907287359237671},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4902082085609436},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4394114017486572},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.4352073073387146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35327741503715515},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.226485937833786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2104748785495758},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20899063348770142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20280146598815918},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1974338211"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2051886008","https://openalex.org/W2535520145","https://openalex.org/W1716153929","https://openalex.org/W2743305891","https://openalex.org/W3011978806","https://openalex.org/W4247760676","https://openalex.org/W3205162826","https://openalex.org/W2610167993"],"abstract_inverted_index":{"Moore's":[0],"Law":[1],"has":[2],"entered":[3],"a":[4,103],"new":[5,114],"frontier":[6],"as":[7,77],"the":[8,22,32,36,57,60,72,95,108,125,140,152],"incessant":[9],"progress":[10],"of":[11,25,112],"device":[12],"scaling":[13],"continues":[14],"to":[15,70,93,117,128,133],"excel":[16],"in":[17,91,135],"10nm":[18],"and":[19,27,35,42,59,84,100,110,131,145,148,156],"beyond.":[20],"As":[21],"physical":[23,143],"dimension":[24],"devices":[26,79],"interconnect":[28],"are":[29],"being":[30],"shrunk,":[31],"design":[33,37,51,58,65,144,154],"rules":[34],"flow,":[38],"for":[39,102,138],"both":[40],"ASIC":[41],"custom":[43],"designs,":[44],"face":[45],"unprecedented":[46],"complexity.":[47],"Hence,":[48],"common":[49],"IC":[50,118],"practice":[52],"can":[53],"no":[54],"longer":[55],"separate":[56],"process":[61,74,115],"fabrication":[62],"indifferently.":[63],"Conventional":[64],"optimization":[66],"techniques":[67],"also":[68],"need":[69],"take":[71],"novel":[73],"technologies,":[75],"such":[76],"multi-gate":[78],"(e.g.,":[80],"FinFET),":[81],"spacer":[82],"technology,":[83],"self-aligned":[85],"multiple":[86],"patterning":[87],"lithography,":[88],"into":[89],"account":[90],"order":[92],"achieve":[94],"best":[96],"possible":[97],"performance,":[98],"power,":[99],"area":[101],"design.":[104],"In":[105],"this":[106],"talk,":[107],"challenges":[109],"implication":[111],"these":[113],"technologies":[116],"designers":[119],"will":[120],"be":[121],"touched":[122],"upon":[123],"from":[124],"foundry's":[126],"perspective":[127],"show":[129],"how":[130],"what":[132],"innovate":[134],"EDA":[136],"tools":[137],"bridging":[139],"gap":[141],"between":[142],"foundry":[146],"fabrication,":[147],"then":[149],"finally":[150],"improve":[151],"overall":[153],"quality":[155],"productivity.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}