{"id":"https://openalex.org/W1521203329","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114546","title":"SoC test integration platform","display_name":"SoC test integration platform","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1521203329","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114546","mag":"1521203329"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062790231","display_name":"Augusli Kifli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Augusli Kifli","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu City, Taiwan, R.O.C","Faraday Technology Corporation, No.5, Li-Hsin Rd. III, Hsinchu Science Park, Hsinchu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":"Faraday Technology Corporation, No.5, Li-Hsin Rd. III, Hsinchu Science Park, Hsinchu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071363169","display_name":"Kun-Chen Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"K C Wu","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu City, Taiwan, R.O.C","Faraday Technology Corporation, No.5, Li-Hsin Rd. III, Hsinchu Science Park, Hsinchu City, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210112000"]},{"raw_affiliation_string":"Faraday Technology Corporation, No.5, Li-Hsin Rd. III, Hsinchu Science Park, Hsinchu City, Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210112000"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062790231"],"corresponding_institution_ids":["https://openalex.org/I4210112000"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02279895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.730925977230072},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6912448406219482},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.6507683396339417},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6284134387969971},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6223196983337402},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.568413257598877},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5636129975318909},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5519782304763794},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5353145599365234},{"id":"https://openalex.org/keywords/plan","display_name":"Plan (archaeology)","score":0.422625869512558},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.4156706929206848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4087616205215454},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33426785469055176},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2063237726688385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1933313012123108},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11479008197784424},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10671812295913696}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.730925977230072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6912448406219482},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.6507683396339417},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6284134387969971},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6223196983337402},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.568413257598877},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5636129975318909},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5519782304763794},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5353145599365234},{"id":"https://openalex.org/C2776505523","wikidata":"https://www.wikidata.org/wiki/Q4785468","display_name":"Plan (archaeology)","level":2,"score":0.422625869512558},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.4156706929206848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4087616205215454},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33426785469055176},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2063237726688385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1933313012123108},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11479008197784424},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10671812295913696},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C2776746162","wikidata":"https://www.wikidata.org/wiki/Q4508","display_name":"Navy","level":2,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2166004767","https://openalex.org/W1991035950","https://openalex.org/W1852363244","https://openalex.org/W2016245341","https://openalex.org/W2172250424","https://openalex.org/W2107525390","https://openalex.org/W2145319894","https://openalex.org/W2117171289","https://openalex.org/W2166065438","https://openalex.org/W2150046587"],"abstract_inverted_index":{"Most":[0],"of":[1,15,24,30,52,69],"the":[2,21,32,39,55,66,71,75,84,89,96,109],"ASIC":[3],"designs":[4],"that":[5],"we":[6],"currently":[7],"encountered":[8],"are":[9,58,124,129],"SoC":[10,16,40,97],"in":[11,74],"nature.":[12],"The":[13,28,121],"success":[14],"design":[17,22],"methodology":[18],"relies":[19],"on":[20],"reuse":[23],"existing":[25],"cores":[26,33],"(IPs).":[27],"tasks":[29,46,123],"integrating":[31],"and":[34,57,83,93,118,131],"creating":[35],"successful":[36],"tests":[37],"for":[38,88,108],"should":[41],"not":[42],"be":[43],"overlooked.":[44],"These":[45],"may":[47],"need":[48,105],"a":[49],"considerable":[50],"amount":[51],"time":[53],"from":[54],"designers":[56,62,103],"inherently":[59],"error-prone.":[60,132],"Conventionally,":[61],"have":[63],"to":[64,106],"understand":[65],"test":[67,78,86,101,112,114],"requirement":[68],"all":[70],"IPs":[72,90,100],"used":[73],"SoC.":[76],"A":[77],"plan":[79,107],"is":[80,91],"then":[81],"created":[82],"corresponding":[85],"wrapper":[87],"added":[92],"integrated":[94],"into":[95],"design.":[98],"Besides":[99],"integration,":[102],"typically":[104],"scan":[110],"DfT,":[111],"compression,":[113],"wrapper,":[115],"memory":[116],"BIST,":[117],"boundary":[119],"scan.":[120],"above":[122],"pretty":[125],"standard,":[126],"yet":[127],"they":[128],"tedious":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}