{"id":"https://openalex.org/W1522764852","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114535","title":"Variability-aware parametric yield enhancement via post-silicon tuning of hybrid redundant MAC units","display_name":"Variability-aware parametric yield enhancement via post-silicon tuning of hybrid redundant MAC units","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1522764852","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114535","mag":"1522764852"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048730647","display_name":"Sunil Dutt","orcid":"https://orcid.org/0000-0002-1706-5164"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sunil Dutt","raw_affiliation_strings":["Department of Electronics & Electrical Engineering","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Electrical Engineering","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003035430","display_name":"Anshu Chauhan","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anshu Chauhan","raw_affiliation_strings":["Department of Electronics & Electrical Engineering","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics & Electrical Engineering","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053883070","display_name":"Sukumar Nandi","orcid":"https://orcid.org/0000-0002-5869-1057"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sukumar Nandi","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","Department of Computer Science, and Engineering, Indian Institute of Technology Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Computer Science, and Engineering, Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084072609","display_name":"Gaurav Trivedi","orcid":"https://orcid.org/0000-0003-2189-3656"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Trivedi","raw_affiliation_strings":["Center for Advanced Computing","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Center for Advanced Computing","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048730647"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02146635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.8033462166786194},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7371478080749512},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6397371292114258},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.6319947242736816},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6218766570091248},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5791698098182678},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5357602834701538},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5080180168151855},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4978485107421875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4470694065093994},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4309678375720978},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4282231330871582},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25881966948509216},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.23400232195854187},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23076719045639038},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.17548564076423645},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1679697036743164},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.06363832950592041}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.8033462166786194},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7371478080749512},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6397371292114258},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.6319947242736816},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6218766570091248},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5791698098182678},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5357602834701538},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5080180168151855},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4978485107421875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4470694065093994},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4309678375720978},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4282231330871582},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25881966948509216},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.23400232195854187},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23076719045639038},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.17548564076423645},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1679697036743164},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06363832950592041},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2012090333","https://openalex.org/W2044863167","https://openalex.org/W2095730148","https://openalex.org/W2105524902","https://openalex.org/W2107088307","https://openalex.org/W2112147975","https://openalex.org/W2122933473","https://openalex.org/W2140823559","https://openalex.org/W2156920388","https://openalex.org/W2159361123","https://openalex.org/W2162250277","https://openalex.org/W2168334689","https://openalex.org/W2171112053","https://openalex.org/W4234190161","https://openalex.org/W6661645581","https://openalex.org/W6676080572","https://openalex.org/W6683421663","https://openalex.org/W6684719179"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W1503315192","https://openalex.org/W1979180831","https://openalex.org/W2053154428","https://openalex.org/W2155832338","https://openalex.org/W2139512173"],"abstract_inverted_index":{"Variations":[0],"in":[1],"process":[2,39,44,114],"parameter":[3,40,45],"jeopardize":[4],"the":[5,14,36,55,71,80,90,97,101],"parametric":[6,72,102],"yield":[7,103],"which":[8],"imposes":[9],"severe":[10],"cost":[11],"implication":[12],"on":[13,89],"semiconductor":[15],"industry.":[16],"Post-silicon":[17],"tunning,":[18],"such":[19],"as":[20],"Adaptive":[21],"Body":[22],"Bias":[23],"(ABB)":[24],"and":[25,77,111,120],"Dynamic":[26],"Voltage":[27],"Scaling":[28],"(DVS)":[29],"is":[30,63],"a":[31],"powerful":[32],"technique":[33],"that":[34,96],"mitigates":[35],"impacts":[37],"of":[38],"variations.":[41],"However,":[42],"since":[43],"variations":[46],"are":[47],"getting":[48],"aggravated":[49],"with":[50],"continued":[51],"CMOS":[52,93],"technology":[53,94],"scaling,":[54],"achievable":[56],"performance":[57],"by":[58,116],"ABB":[59,76],"or":[60],"DVS":[61,78],"alone":[62],"becoming":[64],"limited.":[65],"In":[66],"this":[67],"paper,":[68],"to":[69],"enhance":[70],"yield,":[73],"we":[74],"integrate":[75],"for":[79],"Hybrid":[81],"Redundant":[82],"Multiply-and-Accumulate":[83],"(HR-MAC)":[84],"units.":[85],"Simulation":[86],"results":[87],"based":[88],"PTM":[91],"32nm":[92],"show":[95],"proposed":[98],"approach":[99],"enhances":[100],"at":[104],"Fast-Fast":[105],"(FF),":[106],"Fast-Slow":[107],"(FS),":[108],"Slow-Fast":[109],"(SF)":[110],"Slow-Slow":[112],"(SS)":[113],"corners":[115],"81.5%,":[117],"45.3%,":[118],"59.92%":[119],"89.08%,":[121],"respectively.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}