{"id":"https://openalex.org/W2106336793","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114531","title":"Routability-driven floorplanning algorithm for mixed-size modules with fixed-outline constraint","display_name":"Routability-driven floorplanning algorithm for mixed-size modules with fixed-outline constraint","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W2106336793","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114531","mag":"2106336793"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111892720","display_name":"Chih-Yao Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yao Hu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043352443","display_name":"Kai-Chung Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Chung Chan","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091146878"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58465701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"29","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8985780477523804},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6714394092559814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5872761607170105},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5653636455535889},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.5599210858345032},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4760819971561432},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4595964848995209},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4583439826965332},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.45502761006355286},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4323248267173767},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3945125639438629},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35103553533554077},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.22728723287582397},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20467516779899597},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15183845162391663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14142978191375732}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8985780477523804},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6714394092559814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5872761607170105},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5653636455535889},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.5599210858345032},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4760819971561432},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4595964848995209},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4583439826965332},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.45502761006355286},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4323248267173767},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3945125639438629},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35103553533554077},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.22728723287582397},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20467516779899597},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15183845162391663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14142978191375732},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.7099999785423279,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1993038918","https://openalex.org/W1993509482","https://openalex.org/W2000965716","https://openalex.org/W2038315433","https://openalex.org/W2041941568","https://openalex.org/W2064086982","https://openalex.org/W2072175262","https://openalex.org/W2085456403","https://openalex.org/W2094042791","https://openalex.org/W2114772983","https://openalex.org/W2125831674","https://openalex.org/W2133560740","https://openalex.org/W2162877164","https://openalex.org/W2163517325","https://openalex.org/W3141126213","https://openalex.org/W3142298378","https://openalex.org/W3145272032","https://openalex.org/W4238529697","https://openalex.org/W4241903622","https://openalex.org/W4248596413","https://openalex.org/W4256007160","https://openalex.org/W6650877230","https://openalex.org/W6674301526","https://openalex.org/W6683833668","https://openalex.org/W6684332989"],"related_works":["https://openalex.org/W2115502122","https://openalex.org/W4321510758","https://openalex.org/W2138401961","https://openalex.org/W2353155791","https://openalex.org/W2165817382","https://openalex.org/W2110346573","https://openalex.org/W4211105560","https://openalex.org/W2223186343","https://openalex.org/W2001838379","https://openalex.org/W2376726667"],"abstract_inverted_index":{"Floorplanning":[0],"is":[1,46,111],"one":[2],"of":[3],"the":[4,9,57,93,105,116,120],"most":[5],"important":[6],"steps":[7],"in":[8,32,41,65],"physical":[10],"design.":[11],"Traditional":[12],"floorplanning":[13,66],"focuses":[14],"on":[15],"minimizing":[16],"wirelength":[17,64],"and":[18,25,63,91,113,115],"area.":[19],"As":[20],"design":[21],"complexity":[22],"grows,":[23],"more":[24,26,79],"nets":[27],"need":[28],"to":[29,48,60,87],"be":[30,102],"routed":[31],"a":[33,84],"chip,":[34],"which":[35],"makes":[36],"routing":[37,128],"difficulty":[38],"increase":[39],"dramatically":[40],"modern":[42],"ICs.":[43],"Hence,":[44],"it":[45],"necessary":[47],"consider":[49,61],"net":[50,89],"routability":[51,62],"during":[52],"floorplanning.":[53],"This":[54],"paper":[55],"proposes":[56],"first":[58],"work":[59],"with":[67],"fixed-outline":[68],"constraint":[69],"by":[70,104],"using":[71],"an":[72],"analytical":[73],"based":[74],"approach.":[75,107],"To":[76],"estimate":[77],"congestion":[78],"accurately,":[80],"we":[81],"also":[82],"propose":[83],"new":[85],"model":[86,94],"measure":[88],"usages,":[90],"transform":[92],"into":[95],"differentiable":[96],"functions":[97],"such":[98],"that":[99],"they":[100],"can":[101,122],"solved":[103],"optimization":[106],"The":[108],"proposed":[109],"method":[110],"efficient":[112],"effective,":[114],"experimental":[117],"results":[118],"demonstrate":[119],"approach":[121],"actually":[123],"reduce":[124],"overflows":[125],"without":[126],"increasing":[127],"wirelength.":[129]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}