{"id":"https://openalex.org/W1571059036","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114530","title":"Low-power gated clock tree optimization for three-dimensional integrated circuits","display_name":"Low-power gated clock tree optimization for three-dimensional integrated circuits","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1571059036","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114530","mag":"1571059036"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033786949","display_name":"Yu-Chuan Chen","orcid":"https://orcid.org/0000-0001-6977-546X"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Chuan Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101769382","display_name":"Chih\u2010Cheng Hsu","orcid":"https://orcid.org/0000-0003-3805-2124"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Cheng Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":"https://orcid.org/0000-0003-2292-2308"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Electrical Engineering National Chung Cheng University Chiayi, 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033786949"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65207264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9375040531158447},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8642734885215759},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8182790279388428},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7833768129348755},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7559680938720703},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.588908314704895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5715298056602478},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5707021951675415},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.50627601146698},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48931261897087097},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4653846323490143},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.43982136249542236},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.43734118342399597},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36096739768981934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2688278257846832},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21714502573013306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1155596673488617},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11243394017219543}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9375040531158447},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8642734885215759},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8182790279388428},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7833768129348755},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7559680938720703},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.588908314704895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5715298056602478},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5707021951675415},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.50627601146698},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48931261897087097},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4653846323490143},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.43982136249542236},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.43734118342399597},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36096739768981934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2688278257846832},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21714502573013306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1155596673488617},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11243394017219543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114530","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114530","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1970310355","https://openalex.org/W1979936813","https://openalex.org/W1980704774","https://openalex.org/W1984588379","https://openalex.org/W2035957933","https://openalex.org/W2045967129","https://openalex.org/W2052707281","https://openalex.org/W2070451661","https://openalex.org/W2094727347","https://openalex.org/W2095310213","https://openalex.org/W2102089162","https://openalex.org/W2122915341","https://openalex.org/W2128876681","https://openalex.org/W2132333357","https://openalex.org/W2136047350","https://openalex.org/W2139937095","https://openalex.org/W2143629014","https://openalex.org/W2149996407","https://openalex.org/W2158473722","https://openalex.org/W2159746935","https://openalex.org/W3146255990","https://openalex.org/W3148768868","https://openalex.org/W3152392472","https://openalex.org/W4234481157","https://openalex.org/W4235746813","https://openalex.org/W6659375221","https://openalex.org/W6679144603"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Applying":[0],"clock":[1,29,37,61,79,86,93,98,112,119,134],"gating":[2,80],"in":[3,39,55],"three":[4],"dimensional":[5],"integrated":[6],"circuits":[7],"(3D":[8],"ICs)":[9],"is":[10,101],"essential":[11],"for":[12,27,42,58],"reducing":[13],"power":[14,44,126],"consumption":[15,127],"and":[16,70,133],"improving":[17],"circuit":[18],"reliability.":[19],"However,":[20],"the":[21,51,56,71,90,115],"previous":[22],"works":[23],"only":[24],"present":[25],"algorithms":[26],"3D":[28,40,59,97,111,117],"tree":[30,38,100,113,120,135],"synthesis.":[31],"None":[32],"of":[33,74,131],"them":[34],"address":[35],"gated":[36,60,85,92,118],"ICs":[41],"dynamic":[43],"reduction.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"propose":[50],"first":[52],"problem":[53],"formulation":[54],"literature":[57],"network":[62],"optimization.":[63],"We":[64],"consider":[65],"both":[66],"flip-flop":[67],"switching":[68],"activities":[69],"timing":[72],"constraint":[73],"enable":[75],"signal":[76],"paths":[77],"at":[78],"cells":[81],"when":[82],"constructing":[83],"topological":[84,91],"trees.":[87],"Based":[88],"on":[89],"trees,":[94],"a":[95],"zero-skew":[96],"routing":[99],"then":[102],"generated.":[103],"Experimental":[104],"results":[105],"show":[106],"that,":[107],"compared":[108],"with":[109,128],"conventional":[110],"synthesis,":[114],"proposed":[116],"synthesis":[121],"can":[122],"achieve":[123],"much":[124],"less":[125],"similar":[129],"number":[130],"TSVs":[132],"wirelength.":[136]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}