{"id":"https://openalex.org/W1523366768","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114514","title":"All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction","display_name":"All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1523366768","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114514","mag":"1523366768"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076034632","display_name":"Yi-Ping Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Ping Kuo","raw_affiliation_strings":["Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["Department of Electrical Eng., National Chiao Tung University, Hsinchu, Taiwan","[Department of Electrical Engineering, National Chiao-Tung University, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"[Department of Electrical Engineering, National Chiao-Tung University, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077181958","display_name":"Chung-Shiang Wu","orcid":"https://orcid.org/0000-0002-4708-8148"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Shiang Wu","raw_affiliation_strings":["Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064461167","display_name":"Yu-Jie Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Jie Liang","raw_affiliation_strings":["Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039359237","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102137048","display_name":"Yuan\u2010Hua Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan-Hua Chu","raw_affiliation_strings":["Information and Comm. Research Lab., Industrial Technology Research Institute, Hsin-Chu","[Information and Comm. Research Lab., Industrial Technology Research Institute, Hsin-Chu]"],"affiliations":[{"raw_affiliation_string":"Information and Comm. Research Lab., Industrial Technology Research Institute, Hsin-Chu","institution_ids":["https://openalex.org/I142066694"]},{"raw_affiliation_string":"[Information and Comm. Research Lab., Industrial Technology Research Institute, Hsin-Chu]","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Eng., National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5076034632"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.177,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5244165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7882315516471863},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.733694314956665},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.7014117240905762},{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.6577436923980713},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6190490126609802},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.6085572242736816},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5763326287269592},{"id":"https://openalex.org/keywords/linear-regulator","display_name":"Linear regulator","score":0.47699812054634094},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46530017256736755},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4600922465324402},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4556139409542084},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.41756880283355713},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.40777644515037537},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3690028190612793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33419910073280334},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3074883818626404},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.2928581237792969},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2565896213054657},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19829800724983215}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7882315516471863},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.733694314956665},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.7014117240905762},{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.6577436923980713},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6190490126609802},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.6085572242736816},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5763326287269592},{"id":"https://openalex.org/C2777374959","wikidata":"https://www.wikidata.org/wiki/Q3092713","display_name":"Linear regulator","level":4,"score":0.47699812054634094},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46530017256736755},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4600922465324402},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4556139409542084},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.41756880283355713},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.40777644515037537},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3690028190612793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33419910073280334},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3074883818626404},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.2928581237792969},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2565896213054657},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19829800724983215},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1973542229","https://openalex.org/W2031283182","https://openalex.org/W2038618628","https://openalex.org/W2048882744","https://openalex.org/W2100065836","https://openalex.org/W2134327452"],"related_works":["https://openalex.org/W2348622193","https://openalex.org/W2991752277","https://openalex.org/W2044172536","https://openalex.org/W3081405802","https://openalex.org/W3021986879","https://openalex.org/W2373511002","https://openalex.org/W2920038482","https://openalex.org/W2347548253","https://openalex.org/W4287514677","https://openalex.org/W1982997428"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"all-digitally":[4],"controlled":[5],"linear":[6,109],"voltage":[7,23,28,40,77,110,134],"regulator":[8,24,111],"is":[9,71,112],"proposed":[10],"for":[11,64,102],"ultra-low-power":[12],"event-driven":[13],"sensing":[14],"platforms":[15],"using":[16,114],"a":[17,38,55,60,83,98],"PMOS":[18,50,94],"strength":[19,51],"self-calibration":[20,52],"technique.":[21],"The":[22,68,120],"generates":[25],"the":[26,49,75,79,88,93,105,124,138],"output":[27,65,76,106],"from":[29],"0.43V":[30],"to":[31,73],"0.55V":[32],"in":[33,97],"steps":[34],"of":[35,41,127,142],"30mV":[36],"with":[37],"supply":[39],"0.6V.":[42],"Against":[43],"PVT":[44],"and":[45,59,137],"loading":[46],"current":[47],"variations,":[48],"circuitry":[53],"utilizes":[54],"voltage-detected":[56],"coarse":[57,69],"tune":[58,63,70,90],"timing-detected":[61],"fine":[62,89],"ripple":[66,128],"reduction.":[67],"designed":[72],"suppress":[74],"within":[78],"fine-tune":[80],"region":[81],"via":[82],"comparator-based":[84],"error":[85],"detector.":[86],"Accordingly,":[87],"block":[91],"detects":[92],"turn-on":[95],"ratio":[96],"specific":[99],"time":[100,136],"window":[101],"further":[103],"reducing":[104],"ripple.":[107],"This":[108],"implemented":[113],"TSMC":[115],"65nm":[116],"LP":[117],"CMOS":[118],"process.":[119],"simulation":[121],"results":[122],"show":[123],"best":[125,139],"improvement":[126],"reduction":[129],"by":[130],"81%.":[131],"Moreover,":[132],"ns-order":[133],"transition":[135],"(lowest)":[140],"FOM":[141],"0.76":[143],"pA\u00b7s":[144],"can":[145],"be":[146],"realized.":[147]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}