{"id":"https://openalex.org/W4210826599","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834931","title":"Advanced CMOS reliability challenges","display_name":"Advanced CMOS reliability challenges","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W4210826599","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834931"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2014.6834931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Chetan Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chetan Prasad","raw_affiliation_strings":["Logic Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, U.S.A"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development Quality and Reliability, Intel Corporation, Hillsboro, OR, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65466541,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7008332014083862},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7008272409439087},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5608559250831604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5457162857055664},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5186659097671509},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.515152096748352},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4811740815639496},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4665059447288513},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.459891140460968},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.4460356533527374},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43975651264190674},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.42885324358940125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22656911611557007},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18958815932273865},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0891178548336029},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.05887961387634277}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7008332014083862},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7008272409439087},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5608559250831604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5457162857055664},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5186659097671509},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.515152096748352},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4811740815639496},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4665059447288513},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.459891140460968},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.4460356533527374},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43975651264190674},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.42885324358940125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22656911611557007},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18958815932273865},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0891178548336029},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.05887961387634277},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2014.6834931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2093533836"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W2147392939","https://openalex.org/W2113058922","https://openalex.org/W2588941787","https://openalex.org/W2031341053","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W2136396860"],"abstract_inverted_index":{"This":[0],"work":[1],"reviews":[2],"transistors":[3],"of":[4,16,46],"advanced":[5],"CMOS":[6],"process":[7],"nodes":[8,33],"from":[9],"a":[10],"reliability":[11],"perspective":[12],"and":[13,20,42,49,54],"covers":[14],"some":[15],"the":[17],"important":[18],"challenges":[19],"solutions.":[21],"Physical":[22],"mechanisms":[23],"for":[24,29,58],"various":[25],"modes":[26],"are":[27,56],"investigated":[28],"65nm":[30],"to":[31,60,64],"22nm":[32],"with":[34,62],"focus":[35],"on":[36],"disruptive":[37],"changes":[38],"such":[39],"as":[40],"HK/MG":[41],"Tri-gate/FinFET.":[43],"The":[44],"importance":[45],"modeling":[47],"non-idealities":[48],"variation":[50],"is":[51],"also":[52],"emphasized,":[53],"projections":[55],"made":[57],"scaling":[59],"sub-20nm":[61],"comparisons":[63],"existing":[65],"research.":[66]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}