{"id":"https://openalex.org/W2062165276","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834871","title":"An automatic synthesis tool for nanometer low dropout regulator using simulation based model and geometric programming","display_name":"An automatic synthesis tool for nanometer low dropout regulator using simulation based model and geometric programming","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2062165276","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834871","mag":"2062165276"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2014.6834871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109577258","display_name":"Shih\u2010Hsin Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shih-Hsin Hsu","raw_affiliation_strings":["Electronics Engr Dept, NCTU, Hsinchu, Taiwan","[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Electronics Engr Dept, NCTU, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Electronics Engr Dept, NCTU, Hsinchu, Taiwan","[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Electronics Engr Dept, NCTU, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011154614","display_name":"Jui-Pin Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Jui-Pin Zheng","raw_affiliation_strings":["MediaTek, Hsinchu, Taiwan","MediaTek Hsinchu Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"MediaTek Hsinchu Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025817102","display_name":"Sean S.-Y. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sean S.-Y. Liu","raw_affiliation_strings":["Electronics Engr Dept, NCTU, Hsinchu, Taiwan","[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Electronics Engr Dept, NCTU, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062117190","display_name":"Po-Cheng Pan","orcid":"https://orcid.org/0000-0002-8626-1249"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Cheng Pan","raw_affiliation_strings":["Electronics Engr Dept, NCTU, Hsinchu, Taiwan","[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Electronics Engr Dept, NCTU, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Electronics Engr Dept, NCTU, Hsinchu, Taiwan","[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Electronics Engr Dept, NCTU, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"[Electronics Engr Dept, NCTU, Hsinchu, Taiwan]","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5109577258"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10750602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dropout","display_name":"Dropout (neural networks)","score":0.7626663446426392},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.6160997748374939},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5296518802642822},{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.42987972497940063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20915132761001587},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.1660791039466858},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.1331067979335785},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.1092771589756012},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09113842248916626},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.079376220703125}],"concepts":[{"id":"https://openalex.org/C2776145597","wikidata":"https://www.wikidata.org/wiki/Q25339462","display_name":"Dropout (neural networks)","level":2,"score":0.7626663446426392},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.6160997748374939},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5296518802642822},{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.42987972497940063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20915132761001587},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.1660791039466858},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.1331067979335785},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.1092771589756012},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09113842248916626},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.079376220703125},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2014.6834871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1553149778","https://openalex.org/W2025995062","https://openalex.org/W2098841537","https://openalex.org/W2102029541","https://openalex.org/W2106476087","https://openalex.org/W2127708750","https://openalex.org/W2129043960","https://openalex.org/W2137046572","https://openalex.org/W2160564549","https://openalex.org/W2161359911","https://openalex.org/W2167034725","https://openalex.org/W2170967477","https://openalex.org/W2543238874","https://openalex.org/W3139715205","https://openalex.org/W4234125231","https://openalex.org/W4235520416","https://openalex.org/W4242842879","https://openalex.org/W4243066171","https://openalex.org/W4247282788","https://openalex.org/W4250589301","https://openalex.org/W4252456383","https://openalex.org/W6633062741","https://openalex.org/W6679851872","https://openalex.org/W6728879752"],"related_works":["https://openalex.org/W2910577802","https://openalex.org/W2476208285","https://openalex.org/W2389955561","https://openalex.org/W2991752277","https://openalex.org/W2083807160","https://openalex.org/W4389379459","https://openalex.org/W1563884837","https://openalex.org/W2349859894","https://openalex.org/W2342435119","https://openalex.org/W2736802678"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"efficient":[4],"synthesis":[5,84],"framework":[6],"for":[7,51,86],"Low":[8],"Dropout":[9],"Regulator":[10],"(LDOs)":[11],"automatic":[12,88],"design":[13,79],"to":[14,27],"facilitate":[15],"varieties":[16],"of":[17],"power":[18],"management":[19],"ICs":[20],"applications.":[21],"A":[22],"four-stage":[23],"synthesizer":[24],"is":[25,66,72],"proposed":[26,39,83],"deal":[28],"with":[29,110],"topology":[30],"selection,":[31],"transistor":[32],"sizing,":[33],"and":[34,47,57,68,74,113],"layout":[35,71],"generation":[36],"automatically.":[37],"The":[38,101],"approach":[40],"correctly":[41],"describes":[42],"device":[43,63],"behaviors":[44],"in":[45,97,107],"moderate":[46],"strong":[48],"inversion":[49],"regions":[50],"current":[52],"optimization.":[53],"Without":[54],"trivial":[55],"trial":[56],"error":[58],"procedure,":[59],"the":[60,69,82,116],"\u201cSPICE":[61],"accuracy\u201d":[62],"size":[64],"mapping":[65],"provided,":[67],"resulting":[70],"compact":[73],"regular":[75],"while":[76],"meeting":[77],"analog":[78],"constraints.":[80],"Using":[81],"tool":[85],"LDO":[87],"design,":[89],"a":[90],"prototype":[91],"chip":[92],"has":[93],"been":[94],"successfully":[95],"fabricated":[96],"65nm":[98],"CMOS":[99],"process.":[100],"experimental":[102],"results":[103],"validate":[104],"our":[105],"methodology":[106],"industrial":[108],"cases":[109],"high":[111],"performance":[112],"meet":[114],"all":[115],"target":[117],"specifications.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}