{"id":"https://openalex.org/W2134570478","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212642","title":"Technology and design challenges for smartphone SOCs","display_name":"Technology and design challenges for smartphone SOCs","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2134570478","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212642","mag":"2134570478"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044547204","display_name":"K. Lawrence Loh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"K. L. Loh","raw_affiliation_strings":["MediaTek, Inc., Taiwan","Mediatek Inc., Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5044547204"],"corresponding_institution_ids":["https://openalex.org/I4210148979"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1574208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.6259999871253967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.6259999871253967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6886991262435913},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5786700248718262},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5772168040275574},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5690487623214722},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5586084723472595},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5432443022727966},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5146649479866028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5078926682472229},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.5052159428596497},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4968312084674835},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4785359799861908},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4719597101211548},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.29554829001426697},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2750244140625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22700229287147522},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22638002038002014}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6886991262435913},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5786700248718262},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5772168040275574},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5690487623214722},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5586084723472595},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5432443022727966},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5146649479866028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5078926682472229},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5052159428596497},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4968312084674835},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4785359799861908},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4719597101211548},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.29554829001426697},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2750244140625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22700229287147522},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22638002038002014},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4244547561","https://openalex.org/W2051656615","https://openalex.org/W1929041301","https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W4281850141","https://openalex.org/W4230312832","https://openalex.org/W1982273910","https://openalex.org/W2032882110"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4],"key-note":[5],"presentation":[6],"begins":[7],"with":[8,74,100],"the":[9,57],"introduction":[10],"of":[11],"critical":[12],"technologies":[13],"driving":[14],"smartphone":[15],"and":[16,26,32,36,53,65,69,80,84,91,94,96,105],"tablet":[17],"markets":[18],"such":[19],"as":[20],"increasingly":[21],"demanding":[22],"CPU":[23],"performance,":[24],"wireless":[25],"wired":[27],"connectivity":[28],"requirements,":[29],"memory":[30],"capacity":[31],"bandwidth,":[33],"display/multimedia":[34],"performance":[35,52],"longer":[37],"usage":[38],"time":[39],"-":[40],"which":[41],"requires":[42],"sophisticated":[43],"low":[44,81],"power":[45,82,88],"design":[46],"techniques.":[47],"It":[48],"is":[49],"demonstrated":[50],"that":[51],"cost":[54],"are":[55,72],"always":[56],"two":[58],"major":[59],"factors":[60],"to":[61],"drive":[62],"these":[63],"innovations":[64],"technologies.":[66,107],"Design":[67],"considerations":[68],"technology":[70],"trends":[71],"highlighted":[73],"recent":[75],"development":[76],"in":[77,98],"high":[78],"speed":[79],"circuits":[83,93],"VLSI/chip":[85],"implementations,":[86],"analog,":[87],"management,":[89],"mixed-signal":[90],"RF":[92],"systems,":[95],"challenges":[97],"designing":[99],"advanced":[101],"IC":[102],"fabrication":[103],"processes":[104],"package":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}