{"id":"https://openalex.org/W2120241884","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212641","title":"Challenges and solutions in modern analog placement","display_name":"Challenges and solutions in modern analog placement","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2120241884","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212641","mag":"2120241884"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068597498","display_name":"Tung-Chieh Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tung-Chieh Chen","raw_affiliation_strings":["Physical Design Group, SpingSoft Inc., HsinChu, Taiwan","National Taiwan University, Taipei,"],"affiliations":[{"raw_affiliation_string":"Physical Design Group, SpingSoft Inc., HsinChu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Taiwan University, Taipei,","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029577496","display_name":"Ta-Yu Kuan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ta-Yu Kuan","raw_affiliation_strings":["Physical Design Group, SpingSoft Inc., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Physical Design Group, SpingSoft Inc., HsinChu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110250083","display_name":"Chao-Ping Hsieh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chung-Che Hsieh","raw_affiliation_strings":["Physical Design Group, SpingSoft Inc., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Physical Design Group, SpingSoft Inc., HsinChu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002171796","display_name":"Chi-Chen Peng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chi-Chen Peng","raw_affiliation_strings":["Physical Design Group, SpingSoft Inc., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Physical Design Group, SpingSoft Inc., HsinChu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068597498"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.70292384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6856136322021484},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6076520085334778},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5653200745582581},{"id":"https://openalex.org/keywords/position","display_name":"Position (finance)","score":0.5438632369041443},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5405098795890808},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5346070528030396},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5290771126747131},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5015547275543213},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.48121383786201477},{"id":"https://openalex.org/keywords/placer-mining","display_name":"Placer mining","score":0.4797748029232025},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45385393500328064},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3223589062690735},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28447720408439636},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2707940340042114},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2678145170211792},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2083086371421814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20411032438278198},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16843855381011963},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14403390884399414}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6856136322021484},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6076520085334778},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5653200745582581},{"id":"https://openalex.org/C198082294","wikidata":"https://www.wikidata.org/wiki/Q3399648","display_name":"Position (finance)","level":2,"score":0.5438632369041443},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5405098795890808},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5346070528030396},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5290771126747131},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5015547275543213},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.48121383786201477},{"id":"https://openalex.org/C43592290","wikidata":"https://www.wikidata.org/wiki/Q12148490","display_name":"Placer mining","level":2,"score":0.4797748029232025},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45385393500328064},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3223589062690735},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28447720408439636},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2707940340042114},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2678145170211792},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2083086371421814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20411032438278198},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16843855381011963},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14403390884399414},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W1534047177","https://openalex.org/W1555778358","https://openalex.org/W1566907904","https://openalex.org/W1972548419","https://openalex.org/W1973505932","https://openalex.org/W1976505060","https://openalex.org/W1995233983","https://openalex.org/W2002525234","https://openalex.org/W2010879706","https://openalex.org/W2022749924","https://openalex.org/W2024060531","https://openalex.org/W2025082082","https://openalex.org/W2041583308","https://openalex.org/W2043503568","https://openalex.org/W2059830086","https://openalex.org/W2080409033","https://openalex.org/W2090243586","https://openalex.org/W2100740271","https://openalex.org/W2100776169","https://openalex.org/W2103223568","https://openalex.org/W2103833707","https://openalex.org/W2106241469","https://openalex.org/W2106241843","https://openalex.org/W2109753853","https://openalex.org/W2114871550","https://openalex.org/W2119899316","https://openalex.org/W2121190917","https://openalex.org/W2122080710","https://openalex.org/W2123223015","https://openalex.org/W2123424649","https://openalex.org/W2127708750","https://openalex.org/W2128871015","https://openalex.org/W2129043960","https://openalex.org/W2139071021","https://openalex.org/W2141019759","https://openalex.org/W2141964723","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2147899388","https://openalex.org/W2148808647","https://openalex.org/W2150499679","https://openalex.org/W2150566603","https://openalex.org/W2154462472","https://openalex.org/W2156916628","https://openalex.org/W2165616866","https://openalex.org/W2166742885","https://openalex.org/W2169883819","https://openalex.org/W2173598676","https://openalex.org/W2178255440","https://openalex.org/W2187516166","https://openalex.org/W3141126084","https://openalex.org/W3142330788","https://openalex.org/W3145854928","https://openalex.org/W3210778330","https://openalex.org/W4234635634","https://openalex.org/W4238123000","https://openalex.org/W4247078132","https://openalex.org/W4249900664"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W2155675690","https://openalex.org/W1563562883","https://openalex.org/W2185927297","https://openalex.org/W2111591643","https://openalex.org/W2163932442","https://openalex.org/W2030852227","https://openalex.org/W3151104204","https://openalex.org/W2391887037","https://openalex.org/W2102676394"],"abstract_inverted_index":{"The":[0],"analog":[1,32,42,105],"placement":[2,38,106],"problem":[3],"is":[4,28,60],"to":[5,46,62],"place":[6],"devices":[7],"without":[8],"overlap":[9],"and":[10,51],"design-rule-correction":[11],"(DRC)":[12],"error":[13],"under":[14,81],"position":[15,82],"constraints":[16,83],"(e.g.":[17,25],"symmetry,":[18],"cluster)":[19],"such":[20],"that":[21,76,85],"some":[22,98],"cost":[23],"metric":[24],"area,":[26],"wirelength)":[27],"optimized.":[29],"However,":[30],"modern":[31,41,104],"design":[33],"challenges":[34],"have":[35],"reshaped":[36],"the":[37,64,90,103],"problem.":[39,107],"A":[40],"placer":[43,75],"also":[44],"needs":[45],"consider":[47],"device":[48],"layout-dependent-effect":[49],"(LDE)":[50],"interconnect":[52],"parasitic":[53],"effect.":[54],"Because":[55],"of":[56],"multiple":[57,79],"objectives,":[58],"it":[59],"impossible":[61],"decide":[63],"single":[65],"best":[66],"placement.":[67],"In":[68],"this":[69],"paper,":[70],"we":[71,96],"first":[72],"introduce":[73],"our":[74],"can":[77,88],"explore":[78],"placements":[80],"so":[84],"a":[86],"designer":[87],"analyze":[89],"trade-off":[91],"among":[92],"different":[93],"objectives.":[94],"Then,":[95],"provide":[97],"future":[99],"research":[100],"directions":[101],"for":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}