{"id":"https://openalex.org/W2091869343","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212636","title":"A 363-µW/fps power-aware green multimedia processor for mobile applications","display_name":"A 363-µW/fps power-aware green multimedia processor for mobile applications","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2091869343","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212636","mag":"2091869343"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100515434","display_name":"Chi-Cheng Ju","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Cheng Ju","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061085316","display_name":"Yung-Chang Chang","orcid":"https://orcid.org/0000-0003-4107-7787"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chang Chang","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044704808","display_name":"Chih\u2010Ming Wang","orcid":"https://orcid.org/0000-0002-2581-3345"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Ming Wang","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101578913","display_name":"Chun-Chia Chen","orcid":"https://orcid.org/0009-0006-3334-9200"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"ChunChia Chen","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080782844","display_name":"Hue-Min Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hue-Min Lin","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062035069","display_name":"Chia-Yun Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yun Cheng","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054781657","display_name":"Fred Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Fred Chiu","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036868692","display_name":"Sheng-Jen Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sheng-Jen Wang","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064367766","display_name":"Tsu-Ming Liu","orcid":"https://orcid.org/0000-0001-9934-4361"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsu-Ming Liu","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109256474","display_name":"Chung-Hung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Hung Tsai","raw_affiliation_strings":["Mediatek Inc., Hsinchu, Taiwan","Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Headquarter, No. 1, Dusing Rd. 1, Hsinchu Science Park, Hsinchu, 30078 Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17055587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7783902883529663},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6525314450263977},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6208851933479309},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5865524411201477},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5517546534538269},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5350647568702698},{"id":"https://openalex.org/keywords/mpeg-4","display_name":"MPEG-4","score":0.5163775682449341},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5158050060272217},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5093554258346558},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4959426820278168},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4932097792625427},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4798383414745331},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.44651806354522705},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4274168014526367},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.41999220848083496},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39515241980552673},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2987916171550751},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2854458689689636},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23146763443946838},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22391405701637268},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.21011316776275635},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1924741268157959},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18422627449035645},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14104172587394714},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.093781977891922}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7783902883529663},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6525314450263977},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6208851933479309},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5865524411201477},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5517546534538269},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5350647568702698},{"id":"https://openalex.org/C97501218","wikidata":"https://www.wikidata.org/wiki/Q219763","display_name":"MPEG-4","level":3,"score":0.5163775682449341},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5158050060272217},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5093554258346558},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4959426820278168},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4932097792625427},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4798383414745331},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.44651806354522705},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4274168014526367},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.41999220848083496},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39515241980552673},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2987916171550751},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2854458689689636},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23146763443946838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22391405701637268},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.21011316776275635},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1924741268157959},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18422627449035645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14104172587394714},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.093781977891922},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2050154044","https://openalex.org/W2146199908","https://openalex.org/W2158916960","https://openalex.org/W2965375699","https://openalex.org/W6663084819","https://openalex.org/W6681678614"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W3127845477","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W1972953980"],"abstract_inverted_index":{"In":[0,65],"this":[1,66],"paper,":[2],"a":[3,81,88],"power-aware":[4],"and":[5,17,29,53,62,105,120],"low":[6],"power":[7,27,63,74,83,114],"multimedia":[8],"processor":[9,86],"is":[10],"presented.":[11],"A":[12],"novel":[13],"clock":[14],"gating":[15],"scheme":[16],"dynamic":[18],"frequency":[19,104],"selection":[20],"(DFS)":[21],"are":[22],"implemented":[23],"to":[24,58,97],"minimize":[25],"the":[26,100],"dissipation":[28,115],"it":[30],"integrates":[31],"7-standards":[32],"(H.264":[33],"/":[34,36,38,40,42,44],"VC1":[35],"RV":[37],"AVS":[39],"MPEG-1":[41],"MPEG-2":[43],"MPEG-4)":[45],"with":[46,110,127],"several":[47,72],"resource-sharing":[48],"techniques":[49],"in":[50],"both":[51],"algorithmic":[52],"architectural":[54],"levels":[55],"so":[56],"as":[57],"achieve":[59],"significant":[60],"area":[61,129],"reduction.":[64],"work,":[67],"our":[68],"proposal":[69],"also":[70],"adopts":[71],"fine-grain":[73],"scalability":[75],"(FGPS)":[76],"technologies":[77],"which":[78],"can":[79],"reduce":[80],"noticeable":[82],"consumption.":[84],"The":[85],"supports":[87],"wide":[89],"range":[90],"of":[91,102,107,113],"decoding":[92],"resolution":[93],"ranging":[94],"from":[95],"CIF":[96],"full-HD":[98],"under":[99],"20~288MHz":[101],"working":[103],"60fps":[106],"frame":[108],"rate":[109],"363":[111],"\u03bcW/fps":[112],"at":[116],"1.2V":[117],"supply":[118],"voltage":[119],"fabricated":[121],"using":[122],"40nm":[123],"1P7M":[124],"CMOS":[125],"process":[126],"core":[128],"1.40":[130],"mm2.":[131]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}