{"id":"https://openalex.org/W2167697050","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212632","title":"A low-power and small-area all-digital spread-spectrum clock generator in 65nm CMOS technology","display_name":"A low-power and small-area all-digital spread-spectrum clock generator in 65nm CMOS technology","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2167697050","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212632","mag":"2167697050"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039183654","display_name":"Ching-Che Chung","orcid":"https://orcid.org/0000-0003-1398-4320"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Che Chung","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033442567","display_name":"Duo Sheng","orcid":"https://orcid.org/0000-0003-3485-2095"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Duo Sheng","raw_affiliation_strings":["Department of Electrical Engineering, Fu Jen Catholic University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052075871","display_name":"Wei-Da Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Da Ho","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039183654"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75935242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8425787687301636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7221647500991821},{"id":"https://openalex.org/keywords/emi","display_name":"EMI","score":0.6324411034584045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.561453640460968},{"id":"https://openalex.org/keywords/electromagnetic-interference","display_name":"Electromagnetic interference","score":0.5381184220314026},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49612268805503845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47166764736175537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4259048402309418},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42461490631103516},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3680959939956665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36006200313568115},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18912750482559204}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8425787687301636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7221647500991821},{"id":"https://openalex.org/C43461449","wikidata":"https://www.wikidata.org/wiki/Q2495531","display_name":"EMI","level":3,"score":0.6324411034584045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.561453640460968},{"id":"https://openalex.org/C184892835","wikidata":"https://www.wikidata.org/wiki/Q1474513","display_name":"Electromagnetic interference","level":2,"score":0.5381184220314026},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49612268805503845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47166764736175537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4259048402309418},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42461490631103516},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3680959939956665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36006200313568115},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18912750482559204}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1985957160","https://openalex.org/W2065990055","https://openalex.org/W2111027512","https://openalex.org/W2115002043","https://openalex.org/W2120851213","https://openalex.org/W2126801466","https://openalex.org/W2133968080","https://openalex.org/W2153743315","https://openalex.org/W2155255887","https://openalex.org/W2168433947"],"related_works":["https://openalex.org/W76001227","https://openalex.org/W2349537384","https://openalex.org/W2041511579","https://openalex.org/W1986241886","https://openalex.org/W3120066331","https://openalex.org/W2549052135","https://openalex.org/W2018141764","https://openalex.org/W4385545073","https://openalex.org/W2005020230","https://openalex.org/W2108889301"],"abstract_inverted_index":{"In":[0,24],"this":[1],"paper,":[2],"a":[3,20,35,59,130],"low-power":[4],"and":[5,38,49,65,91,119],"small-area":[6],"all-digital":[7],"spread":[8],"spectrum":[9],"clock":[10],"generator":[11],"(ADSSCG)":[12],"is":[13,42,56,69,83,102,114,138],"presented.":[14],"The":[15,53,73,99],"proposed":[16,43,54,112,136],"ADSSCG":[17,55,113,137],"can":[18,122],"provide":[19],"programmable":[21],"spreading":[22,87,95],"ratio.":[23],"order":[25],"to":[26,44,126],"maintain":[27],"the":[28,46,66,78,111,135],"frequency":[29,37],"stability":[30],"while":[31],"performing":[32],"triangular":[33],"modulation,":[34],"fast":[36],"phase":[39],"relock":[40],"mechanism":[41],"overcome":[45],"process,":[47,64],"voltage,":[48],"temperature":[50],"(PVT)":[51],"variations.":[52],"implemented":[57,115],"in":[58,129],"standard":[60,117],"performance":[61],"65nm":[62],"CMOS":[63],"active":[67],"area":[68],"100\u00b5m":[70],"\u00d7":[71],"100\u00b5m.":[72],"simulation":[74],"results":[75],"show":[76],"that":[77],"electromagnetic":[79],"interference":[80],"(EMI)":[81],"reduction":[82],"22.6dB":[84],"with":[85,93,106,116],"1.3%":[86],"ratio":[88,96],"at":[89,97,104],"270MHz":[90,105],"18.9dB":[92],"0.45%":[94],"162MHz.":[98],"power":[100,108],"consumption":[101],"229\u00b5W":[103],"1.0V":[107],"supply.":[109],"Besides,":[110],"cells,":[118],"thus":[120],"it":[121],"be":[123],"easily":[124],"ported":[125],"different":[127],"processes":[128],"very":[131],"short":[132],"time.":[133],"Therefore,":[134],"suitable":[139],"for":[140],"system-on-chip":[141],"(SoC)":[142],"applications.":[143]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}