{"id":"https://openalex.org/W2088142809","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212630","title":"A nonlinear optimization methodology for resistor matching in analog integrated circuits","display_name":"A nonlinear optimization methodology for resistor matching in analog integrated circuits","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2088142809","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212630","mag":"2088142809"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069550854","display_name":"Sheng-Jhih Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Sheng-Jhih Jiang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025242733","display_name":"Chan-Liang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I875649924","display_name":"Himax (Taiwan)","ror":"https://ror.org/00xk9wg94","country_code":"TW","type":"company","lineage":["https://openalex.org/I875649924"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chan-Liang Wu","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan","Himax Technologies, Inc., Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Himax Technologies, Inc., Tainan, Taiwan","institution_ids":["https://openalex.org/I875649924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chengkung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069550854"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69799862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.9023568630218506},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.7982641458511353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6427014470100403},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.640766441822052},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.49519386887550354},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4892706573009491},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4609684348106384},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.455110639333725},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4478885233402252},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44016093015670776},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4105035662651062},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3517336845397949},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1937275528907776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16632387042045593},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10924243927001953},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10328200459480286},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.06742936372756958}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.9023568630218506},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.7982641458511353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6427014470100403},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.640766441822052},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.49519386887550354},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4892706573009491},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4609684348106384},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.455110639333725},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4478885233402252},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44016093015670776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4105035662651062},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3517336845397949},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1937275528907776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16632387042045593},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10924243927001953},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10328200459480286},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.06742936372756958},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1978440339","https://openalex.org/W1998284495","https://openalex.org/W2097799663","https://openalex.org/W2105010240","https://openalex.org/W2127348879","https://openalex.org/W2153770483","https://openalex.org/W2162005677","https://openalex.org/W2162637605","https://openalex.org/W2166763847","https://openalex.org/W2174422527"],"related_works":["https://openalex.org/W1873584906","https://openalex.org/W2135177159","https://openalex.org/W2595178692","https://openalex.org/W2223186343","https://openalex.org/W2005457717","https://openalex.org/W1703071360","https://openalex.org/W2110634429","https://openalex.org/W2048044560","https://openalex.org/W2993028905","https://openalex.org/W1515835798"],"abstract_inverted_index":{"In":[0,25],"analog":[1],"design":[2],"flow,":[3],"one":[4],"of":[5,122],"the":[6,17,26,43,63,66,99,105,110,119,130,135,142],"most":[7],"important":[8,127],"issues":[9],"is":[10,21,71,78,126,145],"to":[11],"achieve":[12],"accurate":[13],"resistor":[14,23],"ratios":[15],"during":[16],"layout":[18,46],"phase,":[19],"which":[20,77,125],"called":[22],"matching.":[24],"literature,":[27],"researchers":[28],"have":[29],"proposed":[30,143],"several":[31],"methodologies":[32],"achieving":[33,82],"high":[34,83],"matching":[35,84,100,106],"quality":[36,107],"in":[37,134],"a":[38,92],"rectangular":[39],"structure.":[40],"However,":[41],"under":[42],"fixed-outline":[44],"constraint,":[45],"designers":[47],"will":[48],"place":[49,62],"normal":[50],"blocks":[51],"such":[52],"as":[53],"macros":[54],"and":[55,60,116],"intellectual":[56],"properties":[57],"(IPs)":[58],"first":[59],"then":[61],"resistors.":[64],"But":[65],"remaining":[67],"space":[68],"for":[69,81,96,128],"resistors":[70],"usually":[72],"rectilinear":[73,111],"rather":[74],"than":[75],"rectangular,":[76],"not":[79],"appropriate":[80],"quality.":[85,101],"To":[86],"overcome":[87],"this":[88],"problem,":[89],"we":[90],"propose":[91],"nonlinear":[93],"optimization":[94],"methodology":[95],"globally":[97],"improving":[98],"Our":[102],"algorithm":[103,144],"enhances":[104],"by":[108],"deforming":[109],"shape":[112,115],"into":[113],"centrosymmetrical":[114],"simultaneously":[117],"maintains":[118],"relative":[120],"positions":[121],"each":[123],"block":[124],"reserving":[129],"designed":[131],"electrical":[132],"property":[133],"input":[136],"layout.":[137],"Experimental":[138],"result":[139],"shows":[140],"that":[141],"very":[146],"promising.":[147]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}