{"id":"https://openalex.org/W2165584164","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212622","title":"Routing-efficient implementation of an internal-response-based BIST architecture","display_name":"Routing-efficient implementation of an internal-response-based BIST architecture","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2165584164","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212622","mag":"2165584164"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057721515","display_name":"Wei-Cheng Lien","orcid":"https://orcid.org/0000-0001-6180-7148"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wei-Cheng Lien","raw_affiliation_strings":["Department of Electrical Engineering, National Chengkung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chengkung University, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028476747","display_name":"Tong-Yu Hsieh","orcid":"https://orcid.org/0000-0002-7954-5569"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tong-Yu Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chengkung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chengkung University, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057721515"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75201424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7296155691146851},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6847234964370728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6352953910827637},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5161967873573303},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4641595482826233},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.45091184973716736},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42761847376823425},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4151032865047455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3756071925163269},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26436150074005127},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06384512782096863}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7296155691146851},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6847234964370728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6352953910827637},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5161967873573303},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4641595482826233},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.45091184973716736},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42761847376823425},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4151032865047455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3756071925163269},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26436150074005127},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06384512782096863},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1849928240","https://openalex.org/W2007696147","https://openalex.org/W2013310157","https://openalex.org/W2103535888","https://openalex.org/W2105289686","https://openalex.org/W2115894812","https://openalex.org/W2129183345","https://openalex.org/W2138686808","https://openalex.org/W3014325818"],"related_works":["https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W776711554","https://openalex.org/W1874778078","https://openalex.org/W2536854812","https://openalex.org/W2005858638","https://openalex.org/W3147816099"],"abstract_inverted_index":{"Recently":[0],"internal-response-based":[1,83],"BIST":[2,41,84],"techniques":[3,17],"are":[4,103],"proposed.":[5],"By":[6],"using":[7],"internal":[8,37,79],"circuit":[9,36],"responses":[10],"to":[11,39,72,105],"directly":[12],"generate":[13],"test":[14,27],"patterns,":[15],"these":[16,30],"can":[18],"significantly":[19],"reduce":[20],"or":[21],"even":[22],"eliminate":[23],"storage":[24],"requirement":[25],"for":[26,45,81,110],"data.":[28],"For":[29],"techniques,":[31],"appropriate":[32],"routing":[33],"of":[34,77,93,99],"the":[35,40,47,52,74,100],"nets":[38,80,94],"circuitry":[42],"is":[43,70],"crucial":[44],"minimizing":[46],"required":[48,78],"area":[49,97],"overhead":[50,98],"and":[51,95],"induced":[53],"performance":[54],"impact.":[55],"In":[56],"this":[57],"paper,":[58],"an":[59,82],"efficient":[60],"net":[61],"sharing":[62],"algorithm":[63],"together":[64],"with":[65],"special":[66],"response":[67,101],"decompressor":[68],"hardware":[69],"proposed":[71],"minimize":[73],"total":[75],"number":[76],"scheme.":[85],"Experimental":[86],"results":[87],"show":[88],"that":[89],"on":[90],"average":[91],"3.24%":[92],"2.83%":[96],"decompressors":[102],"sufficient":[104],"achieve":[106],"complete":[107],"fault":[108],"coverage":[109],"ISCAS'85":[111],"circuits.":[112]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}