{"id":"https://openalex.org/W2103302972","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212615","title":"Design validation on multiple-core CPU supported low power states using platform based infrared emission microscopy (PIREM) technique","display_name":"Design validation on multiple-core CPU supported low power states using platform based infrared emission microscopy (PIREM) technique","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2103302972","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212615","mag":"2103302972"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071635700","display_name":"Yuan-Chuan Steven Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuan-Chuan Steven Chen","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, Oregon 97124, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon 97124, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009876906","display_name":"Dave Budka","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Budka","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, Oregon 97124, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon 97124, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050810587","display_name":"Auston Gibertini","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gibertini","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, Oregon 97124, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon 97124, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044143917","display_name":"Dan Bockelman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Bockelman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, Oregon 97124, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon 97124, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yutien Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yutien Lin","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, Hillsboro, Oregon 97124, U.S.A"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon 97124, U.S.A","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5071635700"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62407211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12039","display_name":"Electron and X-Ray Spectroscopy Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2508","display_name":"Surfaces, Coatings and Films"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7996376752853394},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7584977149963379},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6111109256744385},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5826404094696045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5617339611053467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5472627878189087},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.535901665687561},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.43621179461479187},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.433566153049469},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31099432706832886},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10986214876174927}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7996376752853394},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7584977149963379},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6111109256744385},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5826404094696045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5617339611053467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5472627878189087},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.535901665687561},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.43621179461479187},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.433566153049469},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31099432706832886},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10986214876174927},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2026350049","https://openalex.org/W2151222430","https://openalex.org/W2166546124","https://openalex.org/W6684517887"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W3194833114","https://openalex.org/W4205868343","https://openalex.org/W1970479385"],"abstract_inverted_index":{"An":[0],"innovative":[1],"post-silicon":[2],"design":[3,61,93],"validation":[4],"methodology":[5],"using":[6],"recognized":[7],"industry":[8],"wide":[9],"IREM":[10,38,54],"imaging":[11],"techniques":[12,42],"in":[13],"conjunction":[14],"with":[15,69],"full":[16],"PC":[17],"platform":[18],"enablement":[19],"was":[20],"developed,":[21],"and":[22,40,84,103],"successfully":[23],"applied":[24],"to":[25,50,80],"the":[26,45,51],"IA-32":[27],"multiple-core":[28],"(MC)":[29],"Nehalem\u00ae":[30],"microprocessor":[31],"family":[32],"[1].":[33],"Conventional":[34],"structural":[35],"based":[36],"\u201ctester\u201d":[37],"characterization":[39],"debug":[41,96],"can,":[43],"for":[44,60,90],"first":[46],"time,":[47],"be":[48,58,81],"extended":[49],"\u201cplatform\u201d":[52],"environment.":[53],"images":[55],"can":[56],"now":[57],"examined":[59],"validations":[62],"by":[63],"running":[64],"Windows/Linux\u00ae":[65],"operating":[66],"systems":[67],"(OS)":[68],"market":[70],"available":[71],"benchmark":[72],"software":[73],"applications.":[74,106],"This":[75],"approach":[76,89],"has":[77],"been":[78],"proven":[79],"a":[82],"faster,":[83],"significantly":[85],"more":[86],"cost":[87],"effective,":[88],"post":[91],"silicon":[92],"validation,":[94],"power":[95,99],"on":[97],"low":[98],"Energy":[100],"Star\u00ae":[101],"states,":[102],"realistic":[104],"customer":[105]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}