{"id":"https://openalex.org/W1966826470","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212614","title":"ASIC synthesis using Architecture Description Language","display_name":"ASIC synthesis using Architecture Description Language","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1966826470","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212614","mag":"1966826470"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100401045","display_name":"Zheng Wang","orcid":"https://orcid.org/0000-0001-6157-0662"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zheng Wang","raw_affiliation_strings":["UMIC, RWTH Aachen University, Aachen, Germany","UMIC, RWTH Aachen University, 52074, Germany"],"affiliations":[{"raw_affiliation_string":"UMIC, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"UMIC, RWTH Aachen University, 52074, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120811353","display_name":"Xiao Wang","orcid":"https://orcid.org/0000-0003-1955-3687"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Xiao Wang","raw_affiliation_strings":["UMIC, RWTH Aachen University, Aachen, Germany","UMIC, RWTH Aachen University, 52074, Germany"],"affiliations":[{"raw_affiliation_string":"UMIC, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"UMIC, RWTH Aachen University, 52074, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Chattopadhyay","raw_affiliation_strings":["UMIC, RWTH Aachen University, Aachen, Germany","UMIC, RWTH Aachen University, 52074, Germany"],"affiliations":[{"raw_affiliation_string":"UMIC, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"UMIC, RWTH Aachen University, 52074, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057154947","display_name":"Z. Rakosi","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Z. E. Rakosi","raw_affiliation_strings":["UMIC, RWTH Aachen University, Aachen, Germany","UMIC, RWTH Aachen University, 52074, Germany"],"affiliations":[{"raw_affiliation_string":"UMIC, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"UMIC, RWTH Aachen University, 52074, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100401045"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.0448,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85618729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8074336647987366},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8002894520759583},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7057121396064758},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6915543079376221},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6259118318557739},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.601417064666748},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4244592785835266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42305272817611694},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.40815258026123047},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2379252314567566},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16716700792312622}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8074336647987366},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8002894520759583},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7057121396064758},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6915543079376221},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6259118318557739},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.601417064666748},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4244592785835266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42305272817611694},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40815258026123047},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2379252314567566},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16716700792312622},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:197990","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/197990","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Symposium on VLSI Design, Automation & Test, 2012 April 23-25, Hsinchu, Taiwan<br/>International Symposium on VLSI Design, Automation & Test, Hsinchu, Taiwan, 2012-04-23 - 2012-04-25","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W196991832","https://openalex.org/W1604677972","https://openalex.org/W2010074783","https://openalex.org/W2104828833","https://openalex.org/W2112033081","https://openalex.org/W2112537029","https://openalex.org/W2118559083","https://openalex.org/W2145285494","https://openalex.org/W2154332186","https://openalex.org/W2171074980","https://openalex.org/W2482246557","https://openalex.org/W3141205881","https://openalex.org/W4230144752","https://openalex.org/W4234669735","https://openalex.org/W6607922568"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W1716153929","https://openalex.org/W4247760676","https://openalex.org/W2149559781","https://openalex.org/W2187417806","https://openalex.org/W2365114398","https://openalex.org/W2097806352","https://openalex.org/W2787006802"],"abstract_inverted_index":{"Increasing":[0],"complexity":[1],"of":[2,23,50,70,120,145],"cutting-edge":[3],"System-on-Chips":[4],"(SoCs)":[5],"is":[6,172],"forcing":[7],"designers":[8,139],"to":[9,15,103,140],"adopt":[10],"high-level":[11,24,118,165],"language-based":[12],"specifications":[13,63],"compared":[14],"traditional":[16],"Register":[17],"Transfer":[18],"Level":[19],"(RTL).":[20],"A":[21],"range":[22,144],"synthesis":[25,45,119,170],"tool":[26],"flows":[27,46],"are":[28,64,129],"currently":[29],"available":[30],"in":[31],"commercial":[32],"and":[33,57,80,152],"academic":[34],"realm":[35],"for":[36,66,94,117,132,162],"modeling":[37,67,133],"the":[38,86,95,101,105,138,164],"complete":[39],"SoC":[40],"or":[41],"its":[42],"constituents.":[43],"The":[44,167],"offer":[47],"automatic":[48],"generation":[49],"optimized":[51],"RTL":[52],"based":[53,122],"on":[54,123],"input":[55],"specification":[56,88],"several":[58,159],"user-directed":[59],"constraints.":[60],"Different":[61],"language":[62],"offered":[65],"different":[68],"kind":[69],"computing":[71,97],"architectures":[72],"such":[73],"as":[74],"processors,":[75],"Coarse-Grained":[76],"Reconfigurable":[77],"Architectures":[78],"(CGRAs)":[79],"Application-Specific":[81],"Integrated":[82],"Circuits":[83],"(ASICs).":[84],"While":[85],"various":[87],"models":[89],"provide":[90,158],"increasing":[91],"design":[92,107,147],"productivity":[93],"target":[96],"domains,":[98],"it":[99],"increases":[100],"difficulty":[102],"explore":[104,141],"intermediate":[106,146],"points":[108,148],"efficiently.":[109],"In":[110],"this":[111],"paper,":[112],"we":[113],"propose":[114],"an":[115,150],"approach":[116],"ASICs":[121],"Architecture":[124],"Description":[125],"Languages":[126],"(ADLs),":[127],"which":[128],"predominantly":[130],"used":[131],"application-specific":[134],"processors.":[135],"This":[136],"helps":[137],"a":[142,153],"wide":[143],"between":[149],"ASIC":[151,169],"weakly":[154],"programmable":[155],"processor.":[156],"We":[157],"efficient":[160],"algorithms":[161],"automating":[163],"synthesis.":[166],"ADL-based":[168],"flow":[171],"tested":[173],"with":[174],"2":[175],"case":[176],"studies":[177],"from":[178],"modern":[179],"embedded":[180],"applications.":[181]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}