{"id":"https://openalex.org/W2096648641","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212601","title":"A fast-locking phase-locked loop using CP control and gated VCO","display_name":"A fast-locking phase-locked loop using CP control and gated VCO","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2096648641","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212601","mag":"2096648641"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067502218","display_name":"Ivan Lee","orcid":"https://orcid.org/0000-0002-2826-6367"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"I-Ting Lee","raw_affiliation_strings":["Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038825924","display_name":"Yun-Ta Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Ta Tsai","raw_affiliation_strings":["Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013864407","display_name":"Shen-Iuan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering & Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067502218"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70023733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9508932828903198},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.932570219039917},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7521697282791138},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6628426909446716},{"id":"https://openalex.org/keywords/phase-locking","display_name":"Phase locking","score":0.5635675191879272},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5465973019599915},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5213305354118347},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4238261878490448},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4072652757167816},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.404437392950058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3871781527996063},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35569730401039124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29308274388313293},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.28498703241348267},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10549551248550415}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9508932828903198},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.932570219039917},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7521697282791138},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6628426909446716},{"id":"https://openalex.org/C2989183493","wikidata":"https://www.wikidata.org/wiki/Q2040587","display_name":"Phase locking","level":3,"score":0.5635675191879272},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5465973019599915},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5213305354118347},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4238261878490448},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4072652757167816},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.404437392950058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3871781527996063},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35569730401039124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29308274388313293},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.28498703241348267},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10549551248550415},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1599002128","https://openalex.org/W2015163426","https://openalex.org/W2021299670","https://openalex.org/W2124140800","https://openalex.org/W2135906459","https://openalex.org/W2152716628","https://openalex.org/W6654162722"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W3064661991","https://openalex.org/W1486070987","https://openalex.org/W1600405202","https://openalex.org/W2976219355","https://openalex.org/W2369807905"],"abstract_inverted_index":{"A":[0],"fast-locking":[1],"phase-locked":[2],"loop":[3],"(PLL)":[4],"using":[5],"a":[6,10,21,40],"CP":[7],"control":[8],"and":[9,44],"gated":[11],"voltage-controlled":[12],"oscillator":[13],"is":[14,18,29,48],"presented.":[15],"This":[16,35],"PLL":[17,36],"fabricated":[19],"in":[20],"90nm":[22],"CMOS":[23],"technology.":[24],"The":[25],"measured":[26],"locking":[27],"time":[28],"3.78us":[30],"from":[31],"640MHz":[32],"to":[33],"800MHz.":[34],"consumes":[37],"3.8mW":[38],"for":[39],"supply":[41],"of":[42],"1.2V":[43],"the":[45],"active":[46],"area":[47],"0.0135mm":[49],"<sup":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[52],".":[53]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}