{"id":"https://openalex.org/W2092188259","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212598","title":"Hardware-efficient true motion estimator based on Markov Random Field motion vector correction","display_name":"Hardware-efficient true motion estimator based on Markov Random Field motion vector correction","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2092188259","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212598","mag":"2092188259"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033662114","display_name":"Fu\u2010Chen Chen","orcid":"https://orcid.org/0000-0002-6396-2798"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Fu-Chen Chen","raw_affiliation_strings":["Media IC and System Laboratory, Graduate Institute of Networking and Multimedia, Taipei, Taiwan","Media IC and System Lab, Graduate Institute of Networking and Multimedia, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Media IC and System Laboratory, Graduate Institute of Networking and Multimedia, Taipei, Taiwan","institution_ids":[]},{"raw_affiliation_string":"Media IC and System Lab, Graduate Institute of Networking and Multimedia, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035187596","display_name":"Yung-Lin Huang","orcid":"https://orcid.org/0000-0003-4307-3907"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yung-Lin Huang","raw_affiliation_strings":["Media IC and System Laboratory, Graduate Institute of Networking and Multimedia, Taipei, Taiwan","Media IC and System Lab, Graduate Institute of Networking and Multimedia, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Media IC and System Laboratory, Graduate Institute of Networking and Multimedia, Taipei, Taiwan","institution_ids":[]},{"raw_affiliation_string":"Media IC and System Lab, Graduate Institute of Networking and Multimedia, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009305504","display_name":"Shao\u2010Yi Chien","orcid":"https://orcid.org/0000-0002-0634-6294"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Yi Chien","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Media IC and System Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, MD-726, No. 1, Sec. 4, Roosevelt Rd., Taipei 106, Taiwan, R.O.C","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033662114"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15573887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8026201725006104},{"id":"https://openalex.org/keywords/motion-vector","display_name":"Motion vector","score":0.6928484439849854},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6906740069389343},{"id":"https://openalex.org/keywords/quarter-pixel-motion","display_name":"Quarter-pixel motion","score":0.6099539995193481},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5912559032440186},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.5690646767616272},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5325730443000793},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.43550223112106323},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3993476331233978},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3845597505569458},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36549848318099976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33015942573547363},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.297261118888855},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23655173182487488}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8026201725006104},{"id":"https://openalex.org/C2779020251","wikidata":"https://www.wikidata.org/wiki/Q3555171","display_name":"Motion vector","level":3,"score":0.6928484439849854},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6906740069389343},{"id":"https://openalex.org/C174493125","wikidata":"https://www.wikidata.org/wiki/Q1073461","display_name":"Quarter-pixel motion","level":3,"score":0.6099539995193481},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5912559032440186},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.5690646767616272},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5325730443000793},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.43550223112106323},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3993476331233978},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3845597505569458},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36549848318099976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33015942573547363},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.297261118888855},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23655173182487488},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212598","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1994685695","https://openalex.org/W2014506555","https://openalex.org/W2028388926","https://openalex.org/W2068962952","https://openalex.org/W2107884096","https://openalex.org/W2108931344","https://openalex.org/W2130864343","https://openalex.org/W2138274137","https://openalex.org/W2140789035","https://openalex.org/W2141109916","https://openalex.org/W2144820986","https://openalex.org/W2152462980","https://openalex.org/W2154945846","https://openalex.org/W2165867298","https://openalex.org/W6653933184","https://openalex.org/W6667733476"],"related_works":["https://openalex.org/W839483973","https://openalex.org/W2143589929","https://openalex.org/W4241657933","https://openalex.org/W1579940903","https://openalex.org/W2189223443","https://openalex.org/W3140103152","https://openalex.org/W2018782887","https://openalex.org/W2354764752","https://openalex.org/W4285350705","https://openalex.org/W2518504864"],"abstract_inverted_index":{"True":[0],"motion":[1,12,68,144],"estimation":[2],"is":[3,88],"a":[4,15,20,66],"well-known":[5],"technique":[6],"to":[7],"find":[8],"the":[9,32,57,138],"true":[10,67],"object":[11],"trajectory":[13],"in":[14,24],"video,":[16],"and":[17,27,50,62,101,119,132,143],"it":[18,103,120],"has":[19],"lot":[21],"of":[22,59],"applications":[23],"computer":[25],"vision":[26],"display":[28],"systems.":[29],"However,":[30],"if":[31],"target":[33],"frame":[34],"size":[35,54],"becomes":[36],"large,":[37],"many":[38],"new":[39],"design":[40],"challenges":[41],"are":[42,124],"introduced,":[43],"such":[44],"as":[45],"huge":[46],"computation,":[47],"large":[48,51],"bandwidth":[49,127],"on-chip":[52,134],"SRAM":[53,135],"requirements.":[55],"Within":[56],"consideration":[58],"both":[60],"algorithm":[61,87],"architecture,":[63],"we":[64,98],"develop":[65],"estimator":[69],"with":[70,77,108,137],"\u00b1128x\u00b1128":[71],"search":[72],"range":[73],"for":[74],"video":[75],"systems":[76],"Full-HD":[78],"(1920\u00d71080)":[79],"resolution.":[80],"The":[81,113],"PSNR":[82],"evaluation":[83],"shows":[84,121],"that":[85,122],"our":[86],"better":[89],"than":[90],"other":[91],"three":[92],"existing":[93],"algorithms.":[94],"For":[95],"hardware":[96],"implementation,":[97],"use":[99],"Verilog-HDL":[100],"synthesize":[102],"by":[104],"SYNOPSIS":[105],"Design":[106],"Compiler":[107],"UMC":[109],"90nm":[110],"cell":[111],"library.":[112],"implementation":[114],"works":[115],"at":[116],"300MHz":[117],"frequency,":[118],"there":[123],"total":[125],"76%":[126],"reduction,":[128],"66%":[129],"cycle":[130],"reduction":[131,136],"88%":[133],"proposed":[139],"ping-pong":[140],"two-way":[141],"scheduling":[142],"vector":[145],"grouping":[146],"techniques.":[147]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}