{"id":"https://openalex.org/W2167577530","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212589","title":"An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array","display_name":"An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2167577530","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212589","mag":"2167577530"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064821922","display_name":"Yi-Wei Lin","orcid":"https://orcid.org/0000-0001-8047-1977"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Wei Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017416395","display_name":"Ming-Chien Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Chien Tsai","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103560206","display_name":"Hao-I Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-I Yang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072786769","display_name":"Geng-Cing Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Geng-Cing Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008534797","display_name":"Shao-Cheng Wang","orcid":"https://orcid.org/0000-0002-7009-5338"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Cheng Wang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039359237","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111563409","display_name":"Nan-Chun Lien","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nan-Chun Lien","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Faraday Technology Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006496233","display_name":"Kuen-Di Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Di Lee","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054536346","display_name":"Wei-Chiang Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chiang Shih","raw_affiliation_strings":["Faraday Technology Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26819627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7269654273986816},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5247126817703247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5139874815940857},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.46155664324760437},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4398178458213806},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4381732940673828},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.4260433614253998},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.4209412634372711},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4196546971797943},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4174688458442688},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3647956848144531},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3563939332962036},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3514167070388794},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34283339977264404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30733224749565125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2178073525428772}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7269654273986816},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5247126817703247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5139874815940857},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.46155664324760437},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4398178458213806},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4381732940673828},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.4260433614253998},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.4209412634372711},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4196546971797943},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4174688458442688},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3647956848144531},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3563939332962036},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3514167070388794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34283339977264404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30733224749565125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2178073525428772},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1507104870","https://openalex.org/W1966250416","https://openalex.org/W1973081841","https://openalex.org/W1986751201","https://openalex.org/W2002612140","https://openalex.org/W2091207883","https://openalex.org/W2101003251","https://openalex.org/W2113488294","https://openalex.org/W2117076170","https://openalex.org/W2117648153","https://openalex.org/W2132621842","https://openalex.org/W2156716091","https://openalex.org/W2157210245","https://openalex.org/W2168101540","https://openalex.org/W2545471485","https://openalex.org/W6641692237"],"related_works":["https://openalex.org/W1985273714","https://openalex.org/W1994438403","https://openalex.org/W2351127248","https://openalex.org/W2093976598","https://openalex.org/W4214659244","https://openalex.org/W1994128822","https://openalex.org/W2347456356","https://openalex.org/W2366108144","https://openalex.org/W2063871263","https://openalex.org/W2188957903"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2],"all-digital":[3],"Read":[4,22],"Stability":[5],"and":[6,26,48,58,69,113],"Write":[7],"Margin":[8],"(WM)":[9],"characterization":[10],"scheme":[11,18,123],"for":[12,85],"CMOS":[13,101],"6T":[14],"SRAM":[15,33],"array.":[16],"The":[17],"measures":[19],"the":[20,107,117,120],"cell":[21,27,34],"Disturb":[23],"voltage":[24,30,63,67,80],"(Vread)":[25],"Inverter":[28],"Trip":[29],"(Vtrip)":[31],"in":[32,94],"array":[35],"environment.":[36],"Measured":[37],"voltages":[38],"are":[39],"converted":[40],"to":[41,53,75,83],"frequency":[42],"with":[43,65],"Voltage":[44],"Controlled":[45],"Oscillator":[46],"(VCO)":[47],"counter":[49],"based":[50,62],"digital":[51,121],"read-out":[52,122],"facilitate":[54],"data":[55],"extraction,":[56],"processing,":[57],"statistical":[59],"analysis.":[60],"Resistor":[61],"divider":[64],"64":[66],"levels":[68],"10mV":[70],"per":[71],"step":[72],"is":[73,92,124],"employed":[74],"allow":[76],"sweeping":[77],"of":[78,109,119],"BL":[79],"from":[81],"640mV":[82],"GND":[84],"WM":[86],"characterization.":[87],"A":[88],"512Kb":[89],"test":[90],"macro":[91],"implemented":[93],"UMC":[95],"55nm":[96],"1P10M":[97],"Standard":[98],"Performance":[99],"(SP)":[100],"technology.":[102],"Monte":[103],"Carlo":[104],"simulations":[105,115],"validate":[106],"accuracy":[108],"Vreadand":[110],"Vtripmeasurement":[111],"scheme,":[112],"post-layout":[114],"show":[116],"resolution":[118],"0.167mV/bit.":[125]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}