{"id":"https://openalex.org/W4254903263","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212577","title":"Foreword","display_name":"Foreword","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W4254903263","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212577"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["2012 VLSI-DAT, Technical Program Committee Co-chairs"],"affiliations":[{"raw_affiliation_string":"2012 VLSI-DAT, Technical Program Committee Co-chairs","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100369642","display_name":"Li-C. Wang","orcid":"https://orcid.org/0000-0003-4851-8004"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li-C. Wang","raw_affiliation_strings":["2012 VLSI-DAT, Technical Program Committee Co-chairs"],"affiliations":[{"raw_affiliation_string":"2012 VLSI-DAT, Technical Program Committee Co-chairs","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109465340"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37521079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9348999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9348999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9168000221252441,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7406080365180969},{"id":"https://openalex.org/keywords/plenary-session","display_name":"Plenary session","score":0.7080047726631165},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.6410145163536072},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.6319974064826965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5902891755104065},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.5647472143173218},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4105709493160248},{"id":"https://openalex.org/keywords/engineering-management","display_name":"Engineering management","score":0.39602071046829224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28838101029396057},{"id":"https://openalex.org/keywords/library-science","display_name":"Library science","score":0.2735535502433777},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23396193981170654},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.13800117373466492},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10241705179214478}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7406080365180969},{"id":"https://openalex.org/C3018161517","wikidata":"https://www.wikidata.org/wiki/Q18287076","display_name":"Plenary session","level":2,"score":0.7080047726631165},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.6410145163536072},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.6319974064826965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5902891755104065},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.5647472143173218},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4105709493160248},{"id":"https://openalex.org/C110354214","wikidata":"https://www.wikidata.org/wiki/Q6314146","display_name":"Engineering management","level":1,"score":0.39602071046829224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28838101029396057},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.2735535502433777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23396193981170654},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.13800117373466492},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10241705179214478},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2094969048","https://openalex.org/W2378111312","https://openalex.org/W994558755","https://openalex.org/W2392301420","https://openalex.org/W2364254124","https://openalex.org/W2010746423","https://openalex.org/W3035935536","https://openalex.org/W2117710422","https://openalex.org/W2372119205","https://openalex.org/W1787300689"],"abstract_inverted_index":{"On":[0],"behalf":[1],"of":[2,56],"the":[3,13,27,31,57,61,92,96,101,112],"organizing":[4],"committee,":[5],"we":[6],"would":[7],"like":[8],"to":[9,12,37,44,70,79,94],"welcome":[10],"you":[11],"2012":[14],"International":[15],"Symposium":[16,32,62,77,113],"on":[17,34],"VLSI":[18],"Design,":[19],"Automation,":[20],"and":[21,41,46,52,67,74,84,119,144],"Test":[22],"(2012":[23],"VLSI-DAT).":[24],"As":[25],"in":[26],"past":[28],"seven":[29],"years,":[30],"carries":[33],"its":[35,109],"mission":[36],"bring":[38],"together":[39],"industry":[40],"academic":[42],"experts":[43],"exchange":[45],"disseminate":[47],"their":[48],"latest":[49],"R&D":[50],"findings":[51],"accomplishments.":[53],"The":[54,76],"scope":[55],"work":[58],"presented":[59],"at":[60],"spans":[63],"from":[64,89],"advanced":[65],"analog/mixed-signal/RF":[66],"SoC":[68],"design":[69,71],"automation,":[72],"testing":[73],"manufacturability.":[75],"continues":[78],"provide":[80],"a":[81],"dynamic":[82],"environment":[83],"synergistic":[85],"setting":[86],"for":[87],"researchers":[88],"all":[90],"over":[91],"world":[93],"discuss":[95],"most":[97],"current":[98],"progress":[99],"with":[100,108],"Taiwan's":[102],"local":[103],"experts.":[104],"This":[105],"year,":[106],"along":[107],"sister":[110],"conference,":[111],"features":[114,126],"one":[115,130,145],"joint":[116,121],"plenary":[117,128],"session":[118],"two":[120,127,133,137],"topic":[122,135],"sessions.":[123],"VLSI-DAT":[124],"itself":[125],"talks,":[129],"special":[131,134],"talk,":[132],"sessions,":[136,140],"invited":[138],"industrial":[139],"14":[141],"technical":[142],"sessions":[143],"poster":[146],"session.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}