{"id":"https://openalex.org/W2009345382","doi":"https://doi.org/10.1109/vldi-dat.2013.6533872","title":"A low-power design methodology for sigma-delta modulators with relaxation of required circuit specifications","display_name":"A low-power design methodology for sigma-delta modulators with relaxation of required circuit specifications","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2009345382","doi":"https://doi.org/10.1109/vldi-dat.2013.6533872","mag":"2009345382"},"language":"en","primary_location":{"id":"doi:10.1109/vldi-dat.2013.6533872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091417960","display_name":"Jia-Hua Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Hua Hong","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090541483","display_name":"Ming\u2010Chun Liang","orcid":"https://orcid.org/0000-0003-1559-9688"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Chun Liang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110011748","display_name":"Jing-Yi Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yi Wong","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015308343","display_name":"Shuenn-Yuh Lee","orcid":"https://orcid.org/0000-0002-9757-1410"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shuenn-Yuh Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"55","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.8248523473739624},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6580103039741516},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.594519317150116},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.587041974067688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5188735127449036},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4966447949409485},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4775053858757019},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4771663248538971},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45361095666885376},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.43641749024391174},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4265245199203491},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41967931389808655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2661299705505371},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2263788878917694}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.8248523473739624},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6580103039741516},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.594519317150116},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.587041974067688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5188735127449036},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4966447949409485},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4775053858757019},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4771663248538971},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45361095666885376},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43641749024391174},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4265245199203491},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41967931389808655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2661299705505371},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2263788878917694},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vldi-dat.2013.6533872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W606099112","https://openalex.org/W1531446014","https://openalex.org/W1983722771","https://openalex.org/W2030822983","https://openalex.org/W2065808645","https://openalex.org/W2094480969","https://openalex.org/W2105450557","https://openalex.org/W2121068966","https://openalex.org/W2143648845","https://openalex.org/W2147630201","https://openalex.org/W2168350145","https://openalex.org/W4252370165"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2908947570","https://openalex.org/W4391382037","https://openalex.org/W2374651972","https://openalex.org/W4309227549","https://openalex.org/W1899580521","https://openalex.org/W2151657833"],"abstract_inverted_index":{"A":[0],"design":[1,34,51,59,79],"methodology":[2],"of":[3,10,105],"high-order":[4],"sigma-delta":[5],"modulators":[6],"(SDMs)":[7],"with":[8,76,85,101],"relaxation":[9],"required":[11,19],"circuit":[12,38],"specifications":[13,39],"is":[14,53,68,98],"proposed":[15,33,58],"to":[16,23,31,55],"reduce":[17],"the":[18,27,32,57,65,71,92],"power":[20,66,103],"consumption":[21,67,104],"and":[22,91],"be":[24,41],"suitable":[25],"for":[26],"nano-scale":[28],"circuit.":[29],"According":[30],"flow,":[35],"more":[36],"relaxed":[37],"can":[40,46],"selected":[42],"so":[43],"that":[44,64],"designers":[45],"maintain":[47],"system":[48,73],"performance.":[49],"One":[50],"example":[52],"employed":[54],"verify":[56],"flow.":[60,80],"Circuit-level":[61],"simulation":[62],"reveals":[63],"lower":[69],"under":[70],"same":[72],"performance":[74],"compared":[75],"a":[77,102],"conventional":[78],"The":[81],"circuits":[82],"are":[83],"implement":[84],"TSMC":[86],"90nm":[87],"1P9M":[88],"CMOS":[89],"process":[90],"measured":[93],"signal-to-noise":[94],"distortion":[95],"ratio":[96],"(SNDR)":[97],"64.5":[99],"dB,":[100],"303\u03bcW.":[106]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}