{"id":"https://openalex.org/W2056188442","doi":"https://doi.org/10.1109/vldi-dat.2013.6533867","title":"The implementation of DES circuit on via-programmable structured ASIC architecture VPEX3","display_name":"The implementation of DES circuit on via-programmable structured ASIC architecture VPEX3","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2056188442","doi":"https://doi.org/10.1109/vldi-dat.2013.6533867","mag":"2056188442"},"language":"en","primary_location":{"id":"doi:10.1109/vldi-dat.2013.6533867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"R. Hori","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"R. Hori","raw_affiliation_strings":["Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Ueoka","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ueoka","raw_affiliation_strings":["Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082449506","display_name":"Taku Otani","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Otani","raw_affiliation_strings":["Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048821605","display_name":"Masayuki Yoshikawa","orcid":"https://orcid.org/0000-0003-3106-3277"},"institutions":[{"id":"https://openalex.org/I96636082","display_name":"Meijo University","ror":"https://ror.org/04h42fc75","country_code":"JP","type":"education","lineage":["https://openalex.org/I96636082"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yoshikawa","raw_affiliation_strings":["Department of Information Engineering, Meijo University, Nagoya, Japan","Department of Information Engineering, Meijo University, Nagoya, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Meijo University, Nagoya, Japan","institution_ids":["https://openalex.org/I96636082"]},{"raw_affiliation_string":"Department of Information Engineering, Meijo University, Nagoya, JAPAN","institution_ids":["https://openalex.org/I96636082"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007179822","display_name":"Takeshi Fujino","orcid":"https://orcid.org/0000-0001-9441-3137"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Fujino","raw_affiliation_strings":["Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of VLSI System Design, Ritsumeikan University, Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1203927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7253406047821045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6444301009178162},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6376779079437256},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5949739217758179},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5390962362289429},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4950053095817566},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4847516715526581},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4636906683444977},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4489969313144684},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44343024492263794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43681254982948303},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4362734854221344},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4328423738479614},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4279497265815735},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4266383647918701},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12642136216163635}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7253406047821045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6444301009178162},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6376779079437256},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5949739217758179},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5390962362289429},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4950053095817566},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4847516715526581},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4636906683444977},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4489969313144684},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44343024492263794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43681254982948303},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4362734854221344},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4328423738479614},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4279497265815735},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4266383647918701},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12642136216163635}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vldi-dat.2013.6533867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2011000064","https://openalex.org/W2121969545","https://openalex.org/W2135311497","https://openalex.org/W2164552850","https://openalex.org/W6678571098","https://openalex.org/W6684621528"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2102777336","https://openalex.org/W2490069675","https://openalex.org/W3105918491","https://openalex.org/W2197466303","https://openalex.org/W2151236218","https://openalex.org/W1522436970","https://openalex.org/W4234601000"],"abstract_inverted_index":{"The":[0],"exponential":[1],"increase":[2],"of":[3,42,123],"photo-mask":[4],"cost":[5,60],"is":[6,54],"a":[7],"serious":[8],"problem":[9],"in":[10,88],"the":[11,17,34,37,58,99,107,120],"SoC":[12],"fabrication.":[13],"We":[14],"have":[15],"developed":[16,87],"Structured":[18],"ASIC":[19],"architecture":[20,53,84,111],"named":[21],"VPEX3,":[22],"which":[23],"can":[24,47,69],"program":[25],"logic":[26,38,50,67,115],"functions":[27],"using":[28,127],"only":[29,74],"three":[30,76],"via":[31],"layers.":[32],"In":[33,102],"VPEX3":[35,83],"architecture,":[36],"element":[39],"(LE)":[40],"composed":[41],"EXOR":[43],"and":[44,91,131],"NOT":[45],"gate":[46],"realize":[48],"22":[49],"functions.":[51],"This":[52],"effective":[55],"to":[56],"reduce":[57],"NRE":[59],"for":[61,82,112],"low-volume":[62],"ASICs,":[63],"because":[64],"an":[65],"intended":[66],"function":[68],"be":[70],"implemented":[71],"rapidly":[72],"by":[73],"changing":[75],"masks.":[77],"A":[78],"dedicated":[79,134],"CAD":[80,135],"system":[81],"had":[85,94],"been":[86,95],"our":[89,132],"laboratory,":[90],"combinational":[92],"circuits":[93],"successfully":[96],"operated":[97],"on":[98],"test":[100],"chip.":[101],"this":[103,128],"paper,":[104],"we":[105,118],"propose":[106],"novel":[108],"clock":[109,129],"network":[110,130],"implementing":[113],"sequential":[114],"circuit.":[116],"Furthermore,":[117],"demonstrate":[119],"chip":[121],"design":[122],"DES":[124],"cryptographic":[125],"circuit":[126],"inhouse":[133],"system.":[136]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}