{"id":"https://openalex.org/W2015742752","doi":"https://doi.org/10.1109/vldi-dat.2013.6533859","title":"MVSE: A Multi-core Video decoder System level analytics Engine","display_name":"MVSE: A Multi-core Video decoder System level analytics Engine","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2015742752","doi":"https://doi.org/10.1109/vldi-dat.2013.6533859","mag":"2015742752"},"language":"en","primary_location":{"id":"doi:10.1109/vldi-dat.2013.6533859","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066803859","display_name":"Ding\u2010Yun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Ding-Yun Chen","raw_affiliation_strings":["Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100515434","display_name":"Chi-Cheng Ju","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Chi-Cheng Ju","raw_affiliation_strings":["Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018015542","display_name":"Chen-Tsai Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Chen-Tsai Ho","raw_affiliation_strings":["Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109256474","display_name":"Chung-Hung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Chung-Hung Tsai","raw_affiliation_strings":["Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Development Division, Mediatek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Multimedia Dev. Div., Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08360129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5022","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8535235524177551},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.7051088809967041},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6581538319587708},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6225099563598633},{"id":"https://openalex.org/keywords/macroblock","display_name":"Macroblock","score":0.5933283567428589},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5693490505218506},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.48474475741386414},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4786566495895386},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4765068590641022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.460472971200943},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.44608771800994873},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.431644082069397},{"id":"https://openalex.org/keywords/analytics","display_name":"Analytics","score":0.4246918261051178},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2871115207672119},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18934914469718933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.168209969997406},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.09388399124145508}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8535235524177551},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.7051088809967041},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6581538319587708},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6225099563598633},{"id":"https://openalex.org/C124828224","wikidata":"https://www.wikidata.org/wiki/Q2632668","display_name":"Macroblock","level":3,"score":0.5933283567428589},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5693490505218506},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.48474475741386414},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4786566495895386},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4765068590641022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.460472971200943},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.44608771800994873},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.431644082069397},{"id":"https://openalex.org/C79158427","wikidata":"https://www.wikidata.org/wiki/Q485396","display_name":"Analytics","level":2,"score":0.4246918261051178},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2871115207672119},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18934914469718933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.168209969997406},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.09388399124145508}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vldi-dat.2013.6533859","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2030492936","https://openalex.org/W2088828973","https://openalex.org/W2089696370","https://openalex.org/W2133521772","https://openalex.org/W2146691588","https://openalex.org/W2152357267","https://openalex.org/W2162740237","https://openalex.org/W6681652827","https://openalex.org/W6681916869"],"related_works":["https://openalex.org/W3012895752","https://openalex.org/W2146691588","https://openalex.org/W2071254138","https://openalex.org/W2163689207","https://openalex.org/W2348165937","https://openalex.org/W1495620715","https://openalex.org/W2164596744","https://openalex.org/W2142809368","https://openalex.org/W1976964152","https://openalex.org/W2076160492"],"abstract_inverted_index":{"Multi-core":[0,69],"platform":[1,56,133,177,184,225],"has":[2],"become":[3],"a":[4,54,68,82,89,175,182,223,230],"trend":[5],"in":[6,174,181,200,222,229],"hand-held":[7],"embedded":[8],"systems,":[9],"such":[10],"as":[11],"smartphone":[12],"and":[13,98,109,142,178,197,215,226],"tablet.":[14],"To":[15],"improve":[16],"the":[17,23,79,87,121,136,155,167,207,216],"video":[18,42,60,91,117,126],"decoding":[19],"performance":[20,52,80,209],"by":[21,101,212],"using":[22],"multiple":[24],"cores,":[25],"one":[26],"of":[27,138],"parallel":[28,35,104],"algorithms":[29],"should":[30,37],"be":[31,38],"adopted.":[32],"However,":[33],"different":[34,41,45,125],"algorithm":[36],"selected":[39],"for":[40,185,195],"standard":[43],"on":[44,53,81,131],"platform.":[46,85,232],"Therefore,":[47],"an":[48],"engine":[49],"to":[50,77,95,134,149],"estimate":[51,78],"target":[55,83,132],"from":[57,114,164],"existing":[58,115],"single-thread":[59,116],"decoder":[61,71,92,118],"is":[62,158,171,192,210,219],"very":[63],"helpful.":[64],"This":[65],"paper":[66],"proposes":[67],"Video":[70],"System":[72],"level":[73],"analytics":[74],"Engine":[75],"(MVSE)":[76],"multi-core":[84],"In":[86,189],"MVSE,":[88],"general":[90],"runs":[93,130],"according":[94],"profiling":[96,107],"data":[97,108],"macroblock":[99,110],"information":[100,111],"three":[102],"major":[103],"algorithms.":[105],"The":[106,128,161,203],"are":[112,146],"obtained":[113],"so":[119],"that":[120],"MVSE":[122,129,156,165,191],"can":[123],"support":[124],"standard.":[127],"consider":[135],"effect":[137],"memory":[139],"access":[140],"contention":[141],"cache":[143],"intercommunication,":[144],"which":[145],"traditionally":[147],"difficult":[148],"estimate.":[150],"Our":[151],"experimental":[152,204],"result":[153],"shows":[154,166],"estimation":[157,162],"accuracy":[159],"enough.":[160],"results":[163,205],"best":[168,208],"speedup":[169,217],"ratio":[170,218],"1.7":[172],"times":[173,180,221,228],"dual-core":[176,224],"2.9":[179],"quad-core":[183,231],"H.264":[186],"720p":[187],"decoding.":[188],"addition,":[190],"also":[193],"helpful":[194],"hardware":[196],"software":[198],"co-design":[199],"heterogeneous":[201],"computing.":[202],"show":[206],"improved":[211],"VLD":[213],"hardware,":[214],"2.3":[220],"3.9":[227]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}