{"id":"https://openalex.org/W1987251415","doi":"https://doi.org/10.1109/vldi-dat.2013.6533852","title":"Improve speed path identification with suspect path expressions","display_name":"Improve speed path identification with suspect path expressions","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W1987251415","doi":"https://doi.org/10.1109/vldi-dat.2013.6533852","mag":"1987251415"},"language":"en","primary_location":{"id":"doi:10.1109/vldi-dat.2013.6533852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100883521","display_name":"Jiun-Lang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-Lang Huang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107700890","display_name":"Yuping Liu","orcid":"https://orcid.org/0009-0001-0053-1261"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ping Liu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019655330","display_name":"Ruifeng Guo","orcid":"https://orcid.org/0009-0000-9075-1884"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruifeng Guo","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085473486","display_name":"Manish Sharma","orcid":"https://orcid.org/0000-0001-8840-236X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Sharma","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/suspect","display_name":"Suspect","score":0.9148324728012085},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.7605551481246948},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.7566617727279663},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6595595479011536},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5518673658370972},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5041571855545044},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49854016304016113},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4325321912765503},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3953108489513397},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18636101484298706},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15398186445236206}],"concepts":[{"id":"https://openalex.org/C2778223634","wikidata":"https://www.wikidata.org/wiki/Q224952","display_name":"Suspect","level":2,"score":0.9148324728012085},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.7605551481246948},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.7566617727279663},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6595595479011536},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5518673658370972},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5041571855545044},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49854016304016113},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4325321912765503},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3953108489513397},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18636101484298706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15398186445236206},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vldi-dat.2013.6533852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vldi-dat.2013.6533852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1881765175","https://openalex.org/W2021783304","https://openalex.org/W2099259566","https://openalex.org/W2108914014","https://openalex.org/W2112423443","https://openalex.org/W2148960378","https://openalex.org/W2156839985","https://openalex.org/W2169511953","https://openalex.org/W2171474236"],"related_works":["https://openalex.org/W3197016913","https://openalex.org/W2389153751","https://openalex.org/W4386728183","https://openalex.org/W2185015567","https://openalex.org/W2394191954","https://openalex.org/W2113933481","https://openalex.org/W4292622136","https://openalex.org/W2559305818","https://openalex.org/W4225847548","https://openalex.org/W2624508766"],"abstract_inverted_index":{"Identifying":[0],"speed-limiting":[1,31,100],"paths":[2,11,32],"is":[3],"crucial":[4],"for":[5,109],"design":[6],"stepping":[7],"in":[8],"which":[9],"problematic":[10],"are":[12],"fixed":[13],"or":[14,104],"optimized":[15],"so":[16],"as":[17],"to":[18,29,36,51,97],"reach":[19],"higher":[20],"clock":[21],"rates.":[22],"Recently,":[23],"using":[24],"at-speed":[25,66],"scan":[26,67],"test":[27],"patterns":[28],"identify":[30],"has":[33],"been":[34],"reported":[35],"be":[37,95],"a":[38,48],"robust":[39],"and":[40,62,83],"effective":[41],"solution.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46],"propose":[47],"systematic":[49],"approach":[50],"find":[52],"suspect":[53,102,111],"path":[54,101],"expressions":[55,70],"(SPE)":[56],"that":[57],"explain":[58],"the":[59,76,85,90,99],"observed":[60],"failing":[61],"passing":[63],"bits":[64],"during":[65],"testing.":[68],"These":[69],"contain":[71],"comprehensive":[72],"information,":[73],"including":[74],"(1)":[75],"pass/fail":[77],"requirement":[78],"on":[79],"each":[80],"involved":[81,91],"path,":[82],"(2)":[84],"required":[86],"AND/OR":[87],"relationships":[88],"among":[89],"paths.":[92],"SPE's":[93],"can":[94],"used":[96],"reduce":[98],"set":[103],"guide":[105],"diagnostic":[106],"pattern":[107],"generation":[108],"further":[110],"reduction.":[112]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}