{"id":"https://openalex.org/W4403277946","doi":"https://doi.org/10.1109/vdat63601.2024.10705750","title":"Design and Implementation of High Performance CMOS Cross-Coupled LCVCO for Low Phase Noise","display_name":"Design and Implementation of High Performance CMOS Cross-Coupled LCVCO for Low Phase Noise","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277946","doi":"https://doi.org/10.1109/vdat63601.2024.10705750"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093220914","display_name":"N.R. Sivaraaj","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N R Sivaraaj","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,632014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,632014","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072768032","display_name":"K. K. Abdul Majeed","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abdul Majeed K K","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,632014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,632014","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5093220914"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.2209,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53699975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6150864958763123},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5915340781211853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5454069972038269},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4427696764469147},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41530871391296387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3218197822570801},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17843186855316162}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6150864958763123},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5915340781211853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5454069972038269},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4427696764469147},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41530871391296387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3218197822570801},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17843186855316162},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1504408095","https://openalex.org/W2104340505","https://openalex.org/W2108251898","https://openalex.org/W2122426120","https://openalex.org/W2147555064","https://openalex.org/W2245731133","https://openalex.org/W2336788122","https://openalex.org/W2691797761","https://openalex.org/W3011872186","https://openalex.org/W4200332348","https://openalex.org/W4324143058","https://openalex.org/W4367299093","https://openalex.org/W4379162406","https://openalex.org/W4388486464","https://openalex.org/W4392131555","https://openalex.org/W4392930476"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2950023090","https://openalex.org/W2171986175","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,23,52,66,75,83,90,122],"high-performance":[4],"LCVCO":[5,111],"design":[6,16],"using":[7,33],"CMOS":[8,24,34],"cross-coupled":[9,25],"architecture":[10],"for":[11],"low":[12],"phase":[13,76],"noise.":[14],"The":[15,40,63,96,109],"employs":[17],"an":[18,114],"LC":[19],"tank":[20],"circuit":[21],"with":[22],"pair":[26],"and":[27,50,57,74,94,121],"back-to-back":[28,103],"connected":[29],"NMOS":[30,105],"varactor,":[31],"implemented":[32],"semiconductor":[35],"technology":[36],"at":[37,82],"180":[38],"nm.":[39],"suggested":[41],"VCO":[42,64],"performs":[43],"in":[44],"the":[45,102],"16.81\u201319.22":[46],"GHz":[47],"frequency":[48,86,97],"span":[49],"utilizes":[51],"1.8":[53],"V":[54],"voltage":[55],"source":[56],"1.116":[58],"mW":[59],"consumption":[60],"of":[61,68,71,79,101,118,125],"power.":[62],"delivers":[65],"figure":[67],"merit":[69],"(FoM)":[70],"-196.220":[72],"dBc/Hz":[73,81],"noise":[77],"(PN)":[78],"-111.022":[80],"1":[84],"MHz":[85],"offset":[87],"by":[88],"employing":[89],"tail":[91],"biassing":[92],"transistor":[93],"capacitor.":[95],"tuning":[98],"range":[99],"(FTR)":[100],"coupled":[104],"varactor":[106],"is":[107],"13.37%.":[108],"Proposed":[110],"to":[112],"achieved":[113],"RMS":[115],"cycle":[116],"jitter":[117,124],"2.4782":[119],"fs":[120],"peak-to-peak":[123],"15.31":[126],"fs.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-01T08:55:55.761014","created_date":"2025-10-10T00:00:00"}