{"id":"https://openalex.org/W4403278456","doi":"https://doi.org/10.1109/vdat63601.2024.10705745","title":"Simulation based methodology for fault analysis of PCB designs","display_name":"Simulation based methodology for fault analysis of PCB designs","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278456","doi":"https://doi.org/10.1109/vdat63601.2024.10705745"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087898995","display_name":"Jasleen Kaur Ahuja","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jasleen Kaur Ahuja","raw_affiliation_strings":["OrCAD,Cadence Design Systems,Noida,India"],"affiliations":[{"raw_affiliation_string":"OrCAD,Cadence Design Systems,Noida,India","institution_ids":["https://openalex.org/I4210111610"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184160","display_name":"Archita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Archita","raw_affiliation_strings":["OrCAD,Cadence Design Systems,Noida,India"],"affiliations":[{"raw_affiliation_string":"OrCAD,Cadence Design Systems,Noida,India","institution_ids":["https://openalex.org/I4210111610"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108184161","display_name":"Hari Priya Raveendran","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hari Priya Raveendran","raw_affiliation_strings":["OrCAD,Cadence Design Systems,Noida,India"],"affiliations":[{"raw_affiliation_string":"OrCAD,Cadence Design Systems,Noida,India","institution_ids":["https://openalex.org/I4210111610"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087898995"],"corresponding_institution_ids":["https://openalex.org/I4210111610"],"apc_list":null,"apc_paid":null,"fwci":0.5186,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64407861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9341999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9341999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6143811345100403},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5381454229354858},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4573208689689636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25797039270401},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.09610432386398315}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6143811345100403},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5381454229354858},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4573208689689636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25797039270401},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.09610432386398315},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1686846969","https://openalex.org/W2126359798","https://openalex.org/W2151360632","https://openalex.org/W3046680749","https://openalex.org/W4214511816","https://openalex.org/W4234197374"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"Failure":[0],"analysis":[1,183,186,203],"at":[2],"PCB":[3,39],"level":[4],"has":[5],"its":[6],"own":[7],"challenges.":[8,27],"There":[9],"is":[10,134,143,153],"complexity":[11],"of":[12,49,67,85,88,95,132,196,199],"setting":[13],"up":[14],"simulation":[15,197],"for":[16,32,112,121,147,166,172,201],"system-level":[17],"exploration.":[18],"The":[19,52,150],"paper":[20],"will":[21,45,55,63,102,108,117,161,176,207],"propose":[22],"methods":[23],"to":[24,105,144,187],"address":[25],"the":[26,38,50,82,96,100,123,130,148],"It":[28,116,175],"proposes":[29],"three-step":[30],"methodology":[31],"fault":[33,173,190,202],"analysis.":[34],"Firstly,":[35],"automatically":[36],"break":[37],"design":[40],"into":[41],"simulate-able":[42],"circuits.":[43],"This":[44],"require":[46],"depth-first":[47],"traversal":[48],"design.":[51],"second":[53],"step":[54,142,152],"be":[56,103,208],"coarse-stimulus":[57],"detection.":[58,156,174],"Coarse":[59],"stimulus":[60,89,155,158],"detection":[61,159],"technique":[62,110,120],"intelligently":[64],"look-up":[65],"repository":[66,78],"circuits":[68],"maintained":[69],"in":[70,215],"a":[71,75],"knowledge-base":[72],"and":[73,92,184,204,213],"find":[74,145],"circuit":[76,97,114],"from":[77,99],"that":[79],"best":[80],"matches":[81],"circuit-under-test.":[83,106],"Functionality":[84],"circuit,":[86],"class":[87,131],"stored,":[90],"input":[91],"output":[93],"nodes":[94],"matched":[98],"repository,":[101],"applied":[104],"Paper":[107],"discuss":[109,119],"adopted":[111],"storing":[113],"information.":[115],"also":[118],"finding":[122,164],"best-circuit":[124],"match":[125],"using":[126],"subgraph":[127],"isomorphism.":[128],"Once":[129],"stimuli":[133],"identified":[135],"\u2013":[136],"sine,":[137],"dc":[138],"or":[139],"pulse,":[140],"next":[141],"parameters":[146,165],"stimuli.":[149],"third":[151],"fine":[154],"Fine":[157],"method":[160],"focus":[162],"on":[163],"stimulus,":[167],"such":[168,179],"as":[169,180],"frequency,":[170],"voltage":[171],"use":[177],"techniques":[178,193],"Monte":[181],"Carlo":[182],"Bode":[185],"ensure":[188],"maximum":[189],"coverage.":[191],"With":[192],"proposed,":[194],"challenge":[195],"setup":[198],"system":[200],"functional":[205],"safety":[206],"greatly":[209],"addressed,":[210],"improving":[211],"quality":[212],"confidence":[214],"results.":[216]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}