{"id":"https://openalex.org/W4403278255","doi":"https://doi.org/10.1109/vdat63601.2024.10705740","title":"&gt;Optimization of CMOS compatible non-perovskite ferroelectric gate stack for designing low power Ferroelectric tunnel FETs","display_name":"&gt;Optimization of CMOS compatible non-perovskite ferroelectric gate stack for designing low power Ferroelectric tunnel FETs","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278255","doi":"https://doi.org/10.1109/vdat63601.2024.10705740"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108184116","display_name":"Venkata Apparao Yempada","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Venkata Apparao Yempada","raw_affiliation_strings":["IIIT Hyderabad,CVEST,Telangana,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,CVEST,Telangana,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074908240","display_name":"Srivatsava Jandhyala","orcid":"https://orcid.org/0000-0002-1497-7264"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srivatsava Jandhyala","raw_affiliation_strings":["IIIT Hyderabad,CVEST,Telangana,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,CVEST,Telangana,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108184117","display_name":"Janamani Chandram Ayyangalam","orcid":null},"institutions":[{"id":"https://openalex.org/I885392262","display_name":"GITAM University","ror":"https://ror.org/0440p1d37","country_code":"IN","type":"education","lineage":["https://openalex.org/I885392262"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Janamani Chandram Ayyangalam","raw_affiliation_strings":["GITAM School of Technology,Department of EECE,Visakhapatnam,India"],"affiliations":[{"raw_affiliation_string":"GITAM School of Technology,Department of EECE,Visakhapatnam,India","institution_ids":["https://openalex.org/I885392262"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108184116"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.2225,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53852372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.8772878646850586},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.7500323057174683},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6974620223045349},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6129060387611389},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4824110269546509},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.47778281569480896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4594377875328064},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44220221042633057},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4069068431854248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.28320974111557007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21762609481811523},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10327503085136414},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.05273336172103882}],"concepts":[{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.8772878646850586},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.7500323057174683},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6974620223045349},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6129060387611389},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4824110269546509},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.47778281569480896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4594377875328064},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44220221042633057},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4069068431854248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.28320974111557007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21762609481811523},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10327503085136414},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.05273336172103882},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1971714914","https://openalex.org/W1997244920","https://openalex.org/W2011772309","https://openalex.org/W2016106189","https://openalex.org/W2093950219","https://openalex.org/W2111959064","https://openalex.org/W2129680670","https://openalex.org/W2135827787","https://openalex.org/W2141172626","https://openalex.org/W2162549746","https://openalex.org/W2163182133","https://openalex.org/W2502562286","https://openalex.org/W2520726835","https://openalex.org/W2596257285","https://openalex.org/W2742030997","https://openalex.org/W2744423549","https://openalex.org/W3133940875","https://openalex.org/W3188991855"],"related_works":["https://openalex.org/W2380576232","https://openalex.org/W2795319754","https://openalex.org/W2937054111","https://openalex.org/W2066223521","https://openalex.org/W2013178899","https://openalex.org/W373327546","https://openalex.org/W2109445684","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2081082331"],"abstract_inverted_index":{"Integration":[0],"challenges":[1],"of":[2,10,15,35,42,150,153,159,165,175],"perovskites-based":[3],"ferroelectrics":[4],"increased":[5],"the":[6,13,22,28,39,63,68,77,125,141,151,160,163,166,195],"focus":[7],"on":[8],"usage":[9],"non-perovskites":[11,80],"for":[12,98,105,194],"design":[14],"Negative":[16],"Capacitance":[17],"(NC)":[18],"FETs.":[19],"To":[20],"meet":[21],"sub-60mV/decade":[23],"subthreshold":[24,64,137],"swing":[25,65,138],"without":[26,139],"compromising":[27,140],"on-state":[29,69,142],"performance":[30,70,143,200],"in":[31,38],"advanced":[32],"nodes,":[33],"integration":[34],"Ferroelectric":[36,52,103],"layer":[37],"gate":[40],"stack":[41],"a":[43,113,130,172,204],"lateral":[44],"Heterojunction":[45,102],"Tunnel":[46],"FET(HTFET)":[47],"is":[48,122,201],"an":[49,118],"optimum":[50],"choice.":[51],"materials":[53],"when":[54],"stabilized,":[55],"exhibit":[56],"hysteresis-free":[57,131],"negative":[58],"capacitance":[59],"characteristics":[60],"that":[61],"improve":[62],"and":[66,91,144,162,180,199],"thereby":[67],"TFET.":[71],"In":[72],"this":[73],"work":[74],"we":[75],"explored":[76],"CMOS":[78],"compatible":[79],"based":[81],"ferroelectrics,":[82],"such":[83],"as":[84],"doped":[85],"Hafnium":[86,92],"oxide":[87,94],"(HfO<inf":[88],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89,96,186,188,192],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</inf>),":[90,97],"Zirconium":[93],"(HZO<inf":[95],"designing":[99],"Staggered":[100],"gap":[101],"TFETs(He-FeTFET),":[104],"low":[106,148],"power":[107],"logic":[108],"applications.":[109],"Using":[110],"SILVACO":[111],"TCAD,":[112],"commercial":[114],"Technology":[115],"CAD":[116],"software,":[117],"exhaustive":[119],"simulation":[120],"study":[121],"made":[123],"tuning":[124],"device":[126,161],"parameters,":[127],"to":[128,145,170],"achieve":[129,146,171],"steeper":[132],"switching":[133],"with":[134,203],"sub-60":[135],"mV/decade":[136,179],"very":[147],"leakage,":[149],"order":[152],"sub-fA.":[154],"The":[155],"material":[156],"system,":[157],"dopings":[158],"thickness":[164],"ferroelectric":[167],"layer,":[168],"necessary":[169],"point":[173],"subthreshold-swing":[174],"lesser":[176],"than":[177],"10":[178],"large":[181],"on-to-off":[182],"current":[183],"ratio":[184],"(I<inf":[185],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">on</inf>/I<inf":[187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">off</inf>)":[189],"\u2248":[190],"10<sup":[191],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">10</sup>":[193],"He-FeTFET":[196],"are":[197],"presented":[198],"compared":[202],"plain":[205],"HTFET.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}