{"id":"https://openalex.org/W4403278287","doi":"https://doi.org/10.1109/vdat63601.2024.10705727","title":"A Dynamic Window Size-Based VLSI Architecture Design of Moving Average Filter and Its Vulnerability to Hardware Trojans","display_name":"A Dynamic Window Size-Based VLSI Architecture Design of Moving Average Filter and Its Vulnerability to Hardware Trojans","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278287","doi":"https://doi.org/10.1109/vdat63601.2024.10705727"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114069660","display_name":"Moitreya Chaudhury","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Moitreya Chaudhury","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073341640","display_name":"Binit Kumar Pandit","orcid":"https://orcid.org/0000-0003-0447-7108"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Binit Kumar Pandit","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103134638","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-0269-2202"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology,Electronics and Telecommunication,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114069660"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.4732,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62730214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9725000262260437,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.6699215769767761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6461130976676941},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6455904841423035},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.6369216442108154},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5588718056678772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4906403124332428},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.45313870906829834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43072837591171265},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3461848497390747},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09209203720092773},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.056934088468551636}],"concepts":[{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.6699215769767761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6461130976676941},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6455904841423035},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.6369216442108154},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5588718056678772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4906403124332428},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.45313870906829834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43072837591171265},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3461848497390747},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09209203720092773},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.056934088468551636},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W212029","https://openalex.org/W2002990987","https://openalex.org/W2120912790","https://openalex.org/W2131570398","https://openalex.org/W2756703387","https://openalex.org/W2903582334","https://openalex.org/W2943220429","https://openalex.org/W3204091768","https://openalex.org/W4225907520","https://openalex.org/W4307573996","https://openalex.org/W6603425920"],"related_works":["https://openalex.org/W2109115373","https://openalex.org/W2390901981","https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,45,63,68,74,79],"vulnerability":[4],"of":[5],"VLSI":[6],"architecture":[7,39],"to":[8],"hardware":[9,37],"trojans,":[10],"with":[11,47],"a":[12],"specific":[13],"focus":[14],"on":[15,51],"moving":[16,30],"average":[17,31],"filter-based":[18],"digital":[19],"signal":[20],"processing":[21],"(DSP)":[22],"systems.":[23],"A":[24,35],"highly":[25],"parameterized":[26],"and":[27,42,71],"scalable":[28],"window-size":[29],"filter":[32],"is":[33,40],"designed.":[34],"novel":[36],"trojan":[38],"proposed":[41],"injected":[43],"into":[44],"design":[46],"minimal":[48],"area":[49],"overhead":[50],"Xilinx\u2019s":[52],"Zynq":[53],"UltraScale+":[54],"MPSoC":[55],"FPGA":[56],"board.":[57],"The":[58],"malicious":[59],"circuit":[60],"will":[61],"make":[62],"desired":[64],"output":[65],"noisy,":[66],"decreasing":[67],"signal-to-noise":[69],"ratio":[70],"thus":[72],"hampering":[73],"circuit\u2019s":[75],"overall":[76],"functionality":[77],"at":[78],"register":[80],"transfer":[81],"level":[82],"(RTL).":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-25T08:17:42.794288","created_date":"2025-10-10T00:00:00"}