{"id":"https://openalex.org/W4403278023","doi":"https://doi.org/10.1109/vdat63601.2024.10705725","title":"Design and ASIC Implementation of Area Efficient UART Core in SCL 180nm Technology","display_name":"Design and ASIC Implementation of Area Efficient UART Core in SCL 180nm Technology","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278023","doi":"https://doi.org/10.1109/vdat63601.2024.10705725"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108184059","display_name":"J M Arjun","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Arjun J M","raw_affiliation_strings":["College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India"],"affiliations":[{"raw_affiliation_string":"College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108184060","display_name":"Titto Anujan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Titto Anujan","raw_affiliation_strings":["College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India"],"affiliations":[{"raw_affiliation_string":"College of Engineering,Department of Electronics and Communication Engineering,Trivandrum,Kerala,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108184059"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15498443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12222","display_name":"IoT-based Smart Home Systems","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/universal-asynchronous-receiver/transmitter","display_name":"Universal asynchronous receiver/transmitter","score":0.9048212766647339},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8474166393280029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7030850052833557},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.50809645652771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3134472668170929},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08014172315597534},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07194679975509644}],"concepts":[{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.9048212766647339},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8474166393280029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7030850052833557},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.50809645652771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3134472668170929},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08014172315597534},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07194679975509644}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2035362250","https://openalex.org/W2048540160","https://openalex.org/W2109079776","https://openalex.org/W2185427649","https://openalex.org/W2326497555","https://openalex.org/W3019259883","https://openalex.org/W4205795157","https://openalex.org/W4293690660","https://openalex.org/W4308573515","https://openalex.org/W4363647501","https://openalex.org/W4387029630","https://openalex.org/W4391769085","https://openalex.org/W7036025580"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2387191121","https://openalex.org/W2355537355","https://openalex.org/W2155046348","https://openalex.org/W2103545443","https://openalex.org/W2188937989","https://openalex.org/W2354713413","https://openalex.org/W2593183788","https://openalex.org/W2095558291","https://openalex.org/W2943469434"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,59,85,127,148,153,160,169,180,195,211],"design":[6,30,54,83,129,144,158,170,197,212],"and":[7,35,46,72,94,123,140,152,179,194,217],"implementation":[8],"of":[9,21,41,50,81,87,135],"an":[10,39],"8-bit":[11],"Universal":[12],"Asynchronous":[13],"Receiver-Transmitter":[14],"(UART)":[15],"operating":[16],"at":[17],"a":[18,28,47,132],"baud":[19],"rate":[20],"9600.":[22],"Our":[23,117],"objective":[24],"was":[25,56,145,171,183,189,198,218],"to":[26,64,214],"develop":[27],"UART":[29,128],"optimized":[31],"for":[32,105,131,203,220],"minimal":[33],"area":[34,40,124,162],"power":[36,48,121,166],"consumption,":[37],"achieving":[38],"7005.740":[42],"\u00b5m<sup":[43],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[45],"consumption":[49],"506.108":[51],"\u00b5W.":[52],"The":[53,143],"process":[55,182],"comprehensive,":[57],"covering":[58],"entire":[60],"flow":[61],"from":[62],"RTL":[63],"GDSII.":[65],"This":[66,101],"thorough":[67],"execution":[68],"ensured":[69,210],"robust":[70],"performance":[71],"efficient":[73],"integration":[74,97],"into":[75,200],"larger":[76],"systems.":[77],"A":[78],"key":[79],"aspect":[80],"our":[82,157],"is":[84,103],"inclusion":[86],"input/output":[88],"(I/O)":[89],"padding,":[90],"enhancing":[91],"signal":[92,115],"integrity":[93],"facilitating":[95],"seamless":[96],"with":[98,113],"external":[99],"components.":[100],"feature":[102],"crucial":[104],"maintaining":[106,164],"reliable":[107],"data":[108],"transmission,":[109],"especially":[110],"in":[111,137,176,191],"environments":[112],"potential":[114],"interference.":[116],"methodology":[118],"effectively":[119],"balances":[120],"efficiency":[122],"optimization,":[125],"making":[126],"suitable":[130],"wide":[133],"range":[134],"applications":[136],"embedded":[138],"systems":[139],"communication":[141],"interfaces.":[142],"synthesized":[146],"using":[147,185],"SCL180":[149],"technology":[150],"library":[151],"results":[154],"demonstrated":[155],"that":[156],"consumes":[159],"least":[161],"while":[163],"competitive":[165],"efficiency.":[167],"Furthermore,":[168],"thoroughly":[172],"verified":[173],"through":[174],"simulation":[175],"Xilinx":[177],"Vivado,":[178],"synthesis":[181],"conducted":[184],"Cadence":[186,192],"Genus.":[187],"Floorplanning":[188],"performed":[190],"Innovus,":[193],"final":[196],"imported":[199],"Siemens":[201],"Calibre":[202],"Design":[204],"Rule":[205],"Checking":[206],"(DRC).":[207],"These":[208],"steps":[209],"adhered":[213],"fabrication":[215],"standards":[216],"ready":[219],"tape-out.":[221]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}