{"id":"https://openalex.org/W4403278279","doi":"https://doi.org/10.1109/vdat63601.2024.10705724","title":"Test Time Reduction with Data Throttling Techniques in a Multi Core SoC Design","display_name":"Test Time Reduction with Data Throttling Techniques in a Multi Core SoC Design","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278279","doi":"https://doi.org/10.1109/vdat63601.2024.10705724"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108184123","display_name":"Jatin Chakravarti","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jatin Chakravarti","raw_affiliation_strings":["eInfochips - An Arrow Company,ASIC Division,Ahmedabad,India"],"affiliations":[{"raw_affiliation_string":"eInfochips - An Arrow Company,ASIC Division,Ahmedabad,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027091946","display_name":"Chintan Panchal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chintan Panchal","raw_affiliation_strings":["eInfochips - An Arrow Company,ASIC Division,Ahmedabad,India"],"affiliations":[{"raw_affiliation_string":"eInfochips - An Arrow Company,ASIC Division,Ahmedabad,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108184123"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5198,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64483595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth-throttling","display_name":"Bandwidth throttling","score":0.6412086486816406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6237874031066895},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5522409677505493},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.42491552233695984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4162844121456146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4144595265388489},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1439754068851471},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0645589828491211}],"concepts":[{"id":"https://openalex.org/C173061102","wikidata":"https://www.wikidata.org/wiki/Q478819","display_name":"Bandwidth throttling","level":3,"score":0.6412086486816406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6237874031066895},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5522409677505493},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.42491552233695984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4162844121456146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4144595265388489},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1439754068851471},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0645589828491211},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322923","display_name":"Siemens","ror":"https://ror.org/059mq0909"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1566813303","https://openalex.org/W2050470996","https://openalex.org/W2118087362","https://openalex.org/W2345328480","https://openalex.org/W2609893163","https://openalex.org/W2782462789","https://openalex.org/W2958641008","https://openalex.org/W3125147644"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2100663632","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2031621863","https://openalex.org/W2353292666","https://openalex.org/W2087695844"],"abstract_inverted_index":{"Test":[0],"time":[1,160],"and":[2,24,115],"test":[3,80,111,116,159],"volume":[4],"reduction":[5,157],"have":[6,141],"been":[7,97],"a":[8,154],"serious":[9],"concern":[10],"in":[11,29,35,50,60,64,105,158],"7nm":[12],"or":[13,91],"lower":[14],"technology":[15],"nodes.":[16],"In":[17,137],"the":[18,30,36,40,53,68,163],"era":[19],"of":[20,26,55,84,86,107,110],"AI,":[21],"SoC":[22,31,52,87,147],"sizes":[23],"number":[25,54,83],"cores":[27,56,85,133],"used":[28,58],"ensures":[32],"Moore\u2019s":[33],"law":[34],"Semiconductor":[37],"industry":[38],"for":[39,126,145],"unforeseeable":[41],"future.":[42],"There":[43],"are":[44,59,89],"no":[45],"surprises":[46],"these":[47],"days":[48],"that":[49,99,121],"any":[51],"functionally":[57],"higher":[61],"numbers,":[62],"usually":[63],"three":[65],"digits.":[66],"From":[67],"Silicon":[69],"Chip":[70],"testing":[71],"perspective,":[72],"at":[73],"ATE,":[74],"Industry":[75],"wide":[76],"accepted":[77],"solutions":[78],"to":[79,162],"such":[81],"large":[82],"concurrently":[88],"hierarchical":[90],"Tile":[92],"based":[93],"architecture.":[94,151],"It":[95],"has":[96,101],"observed":[98],"this":[100],"its":[102],"own":[103],"limitations":[104],"terms":[106],"full":[108],"utilization":[109],"channels,":[112],"data":[113,143],"throttling":[114,130,144],"cycle":[117],"bandwidth.":[118],"We":[119,152],"found":[120],"there":[122],"is":[123],"still":[124],"scope":[125],"improvement":[127],"by":[128],"implementing":[129],"when":[131],"different":[132],"get":[134],"tested":[135],"simultaneously.":[136],"our":[138],"setup":[139],"we":[140],"enabled":[142],"an":[146],"design":[148],"with":[149],"SSN":[150],"achieved":[153],"staggering":[155],"45.31%":[156],"compared":[161],"non-throttling":[164],"approach.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}