{"id":"https://openalex.org/W4403278057","doi":"https://doi.org/10.1109/vdat63601.2024.10705723","title":"FPGA Implementation of Energy Efficient Approximate Hybrid Parallel Prefix Adders for Image Processing Applications","display_name":"FPGA Implementation of Energy Efficient Approximate Hybrid Parallel Prefix Adders for Image Processing Applications","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278057","doi":"https://doi.org/10.1109/vdat63601.2024.10705723"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108184070","display_name":"Sudhakar Reddy Dantla","orcid":null},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudhakar Reddy Dantla","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184071","display_name":"Prudhvi Tummala","orcid":null},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prudhvi Tummala","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184072","display_name":"Hemanth Danaboina","orcid":null},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemanth Danaboina","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184073","display_name":"Jaswanth Kumar Ghantasala","orcid":null},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaswanth Kumar Ghantasala","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068976205","display_name":"Sarada Musala","orcid":"https://orcid.org/0000-0002-0643-8551"},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sarada Musala","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016495187","display_name":"Pitchaiah Telagathoti","orcid":"https://orcid.org/0000-0001-7240-3325"},"institutions":[{"id":"https://openalex.org/I149313025","display_name":"Vignan's Foundation for Science, Technology & Research","ror":"https://ror.org/03bzf1g85","country_code":"IN","type":"education","lineage":["https://openalex.org/I149313025"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pitchaiah Telagathoti","raw_affiliation_strings":["Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213"],"affiliations":[{"raw_affiliation_string":"Vignan’s Foundation for Science Technology and Research,Electronics and Communication Engineering Department,Guntur,Andhra Pradesh,India,522213","institution_ids":["https://openalex.org/I149313025"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108184070"],"corresponding_institution_ids":["https://openalex.org/I149313025"],"apc_list":null,"apc_paid":null,"fwci":0.8302,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7347294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12702","display_name":"Brain Tumor Detection and Classification","score":0.9753000140190125,"subfield":{"id":"https://openalex.org/subfields/2808","display_name":"Neurology"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9675999879837036,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8500361442565918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7901666760444641},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7802003622055054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6135997772216797},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5222162008285522},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.45536157488822937},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36641260981559753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34615594148635864},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.33570677042007446},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.160787433385849},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08787950873374939},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.060930997133255005}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8500361442565918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7901666760444641},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7802003622055054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6135997772216797},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5222162008285522},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.45536157488822937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36641260981559753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34615594148635864},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.33570677042007446},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.160787433385849},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08787950873374939},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.060930997133255005},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2138772319","https://openalex.org/W2155469874","https://openalex.org/W2168543008","https://openalex.org/W2786848727","https://openalex.org/W3124622940","https://openalex.org/W3174616146","https://openalex.org/W4282566420","https://openalex.org/W4313250823","https://openalex.org/W4382657805","https://openalex.org/W4392014870","https://openalex.org/W4398178729","https://openalex.org/W4400966160","https://openalex.org/W4404880564","https://openalex.org/W6682855695"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Approximate":[0],"parallel":[1,93],"prefix":[2,94],"adders":[3,95,123,136,161],"(AxPPA)":[4],"are":[5],"a":[6,64],"type":[7],"of":[8,70,82,91,103,107],"circuit":[9],"that":[10,35],"can":[11],"perform":[12],"addition":[13],"operations":[14],"on":[15],"binary":[16],"numbers":[17],"with":[18,25,141],"high":[19],"speed":[20,52],"and":[21,96,118,130,139,152,175],"low":[22],"power":[23],"consumption":[24],"less":[26],"area.":[27],"These":[28,134],"circuits":[29],"provide":[30],"approximate":[31,92,115],"results,":[32],"which":[33],"means":[34],"they":[36,74],"sacrifice":[37],"accuracy":[38],"for":[39,47,98,110,171],"efficiency.":[40],"This":[41],"trade":[42],"off":[43],"makes":[44],"them":[45,165],"ideal":[46],"use":[48],"in":[49,67,166],"applications":[50],"where":[51],"is":[53],"more":[54],"important":[55],"than":[56],"precision.":[57],"In":[58,86,168],"recent":[59],"years,":[60],"there":[61],"has":[62],"been":[63],"growing":[65],"interest":[66],"the":[68,76,80,100,108,111,127,169,172],"development":[69],"these":[71],"circuits,":[72],"as":[73],"have":[75],"potential":[77],"to":[78],"revolutionize":[79],"field":[81],"digital":[83],"signal":[84],"processing.":[85],"this":[87],"paper,":[88],"an":[89],"overview":[90],"methods":[97],"reducing":[99],"error":[101],"rate":[102],"AxPPA":[104],"by":[105,163],"modification":[106],"architectures":[109],"following":[112],"PPA":[113],"adders:":[114],"Knowles":[116],"(AxKWPPA),":[117],"Sklansky":[119],"(AxSKPPA).":[120],"The":[121,159],"proposed":[122,135,160],"aim":[124],"at":[125],"reduce":[126],"area,":[128],"delay":[129,132],"Power":[131],"Product.":[133],"designed,":[137],"simulated":[138],"implemented":[140],"Verilog":[142],"HDL":[143],"(IEEE":[144],"1364-2005),":[145],"Xilinx":[146],"Vivado":[147],"software":[148],"tool":[149],"(Xilinx":[150],"Vivado2018.1)":[151],"Digilent":[153],"Artix7":[154],"FPGA":[155,167],"board":[156],"(XC7A35TICSG324-1L)":[157],"respectively.":[158],"verified":[162],"implementing":[164],"Loop":[170],"image":[173],"enhancement":[174],"contrast":[176],"applications.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}