{"id":"https://openalex.org/W4403277092","doi":"https://doi.org/10.1109/vdat63601.2024.10705713","title":"Leveraging ReRAM Sequence Graphs for Efficient Mapping of Binary Adders in ReRAM Crossbars","display_name":"Leveraging ReRAM Sequence Graphs for Efficient Mapping of Binary Adders in ReRAM Crossbars","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277092","doi":"https://doi.org/10.1109/vdat63601.2024.10705713"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108183875","display_name":"Pragnya Dhal","orcid":null},"institutions":[{"id":"https://openalex.org/I67357951","display_name":"KIIT University","ror":"https://ror.org/00k8zt527","country_code":"IN","type":"education","lineage":["https://openalex.org/I67357951"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pragnya Dhal","raw_affiliation_strings":["Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India"],"affiliations":[{"raw_affiliation_string":"Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India","institution_ids":["https://openalex.org/I67357951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067947249","display_name":"Arighna Deb","orcid":"https://orcid.org/0000-0002-2993-3184"},"institutions":[{"id":"https://openalex.org/I67357951","display_name":"KIIT University","ror":"https://ror.org/00k8zt527","country_code":"IN","type":"education","lineage":["https://openalex.org/I67357951"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arighna Deb","raw_affiliation_strings":["Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India"],"affiliations":[{"raw_affiliation_string":"Kalinga Institute of Industrial Technology,School of Electronics Engineering,Bhubaneswar,India","institution_ids":["https://openalex.org/I67357951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015067761","display_name":"Subrata Das","orcid":"https://orcid.org/0000-0003-4416-8326"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subrata Das","raw_affiliation_strings":["Supreme Knowledge Foundation Group of Institutions,Dept. of Computer Science & Engineering,Hooghly,India"],"affiliations":[{"raw_affiliation_string":"Supreme Knowledge Foundation Group of Institutions,Dept. of Computer Science & Engineering,Hooghly,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Jadavpur University,Dept. of Computer Science & Engineering,Kolkata,India"],"affiliations":[{"raw_affiliation_string":"Jadavpur University,Dept. of Computer Science & Engineering,Kolkata,India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108183875"],"corresponding_institution_ids":["https://openalex.org/I67357951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13300218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.832938551902771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6879588961601257},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6597563028335571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5308298468589783},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5001966953277588},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.24744769930839539},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10026958584785461},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08365985751152039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07724198698997498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07566100358963013},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.062302857637405396}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.832938551902771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6879588961601257},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6597563028335571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5308298468589783},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5001966953277588},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.24744769930839539},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10026958584785461},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08365985751152039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07724198698997498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07566100358963013},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.062302857637405396},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W2004823737","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2407339173","https://openalex.org/W2510983628","https://openalex.org/W2546945562","https://openalex.org/W2584094173","https://openalex.org/W2734102259","https://openalex.org/W2750945255","https://openalex.org/W2782183576","https://openalex.org/W2793101555","https://openalex.org/W2966470162","https://openalex.org/W3022163718","https://openalex.org/W3210970880","https://openalex.org/W4280575260","https://openalex.org/W4385704846","https://openalex.org/W6695798185","https://openalex.org/W6704402733"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875"],"abstract_inverted_index":{"Memristor,":[0],"also":[1],"known":[2],"as":[3],"Resistive":[4],"Random":[5],"Access":[6],"Memory":[7],"(ReRAM),":[8],"enables":[9],"in-memory":[10],"computing":[11],"by":[12],"processing":[13],"data":[14,22],"directly":[15],"within":[16,43,115],"storage":[17],"locations,":[18],"thus":[19],"mitigating":[20],"the":[21,26,75,78,87,119,122],"transfer":[23],"bottleneck":[24],"between":[25],"processor":[27],"and":[28,81,97,138],"memory":[29],"in":[30,70],"high-speed":[31],"applications.":[32],"However,":[33],"existing":[34],"methods":[35],"for":[36,66,111],"implementing":[37,67,112],"addition":[38,69,123],"of":[39,77,121],"two":[40],"n-bit":[41,68],"operands":[42],"ReRAM/memristor":[44,55],"crossbar":[45],"structures":[46],"do":[47],"not":[48],"ensure":[49],"minimal":[50,54],"device":[51,80,136],"utilization":[52,137],"or":[53],"read-write":[56,83,140],"cycles.":[57,84,141],"In":[58],"this":[59],"paper,":[60],"we":[61,106],"propose":[62],"a":[63,108],"novel":[64],"approach":[65],"ReRAM":[71,79,88,100,116],"crossbars":[72],"to":[73,92,102],"optimize":[74],"usage":[76],"minimize":[82],"We":[85],"develop":[86],"Sequence":[89],"Graph":[90],"(ReSG)":[91],"efficiently":[93],"represent":[94],"adder":[95],"functionality":[96],"systematically":[98],"allocate":[99],"devices":[101],"ReSG":[103,113],"nodes.":[104],"Furthermore,":[105],"present":[107],"scheduling":[109],"mechanism":[110],"nodes":[114],"crossbars,":[117],"accelerating":[118],"execution":[120],"operation.":[124],"Experimental":[125],"evaluations":[126],"show":[127],"that":[128],"our":[129],"method":[130],"surpasses":[131],"current":[132],"approaches,":[133],"achieving":[134],"better":[135],"reduced":[139]},"counts_by_year":[],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}