{"id":"https://openalex.org/W4403277395","doi":"https://doi.org/10.1109/vdat63601.2024.10705707","title":"Runtime Prediction for VLSI Physical Design Processes using Machine Learning","display_name":"Runtime Prediction for VLSI Physical Design Processes using Machine Learning","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277395","doi":"https://doi.org/10.1109/vdat63601.2024.10705707"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108183946","display_name":"Patel Rutvikkumar Popatbhai","orcid":null},"institutions":[{"id":"https://openalex.org/I165831266","display_name":"Nirma University","ror":"https://ror.org/05qkq7x38","country_code":"IN","type":"education","lineage":["https://openalex.org/I165831266"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Patel Rutvikkumar Popatbhai","raw_affiliation_strings":["Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India"],"affiliations":[{"raw_affiliation_string":"Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India","institution_ids":["https://openalex.org/I165831266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007193878","display_name":"Ruchi Gajjar","orcid":"https://orcid.org/0000-0002-8136-6084"},"institutions":[{"id":"https://openalex.org/I165831266","display_name":"Nirma University","ror":"https://ror.org/05qkq7x38","country_code":"IN","type":"education","lineage":["https://openalex.org/I165831266"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ruchi Gajjar","raw_affiliation_strings":["Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India"],"affiliations":[{"raw_affiliation_string":"Nirma University,Institute of Technology,Electronics and Communication Engineering Department,Ahmedabad,India","institution_ids":["https://openalex.org/I165831266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108183946"],"corresponding_institution_ids":["https://openalex.org/I165831266"],"apc_list":null,"apc_paid":null,"fwci":1.0371,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7697805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9721999764442444,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7890623211860657},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7505019903182983},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5826285481452942},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.435398131608963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.371042937040329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36022284626960754},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3227723240852356},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17200610041618347}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7890623211860657},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7505019903182983},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5826285481452942},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.435398131608963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.371042937040329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36022284626960754},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3227723240852356},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17200610041618347}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2209038747","https://openalex.org/W2293147384","https://openalex.org/W2484538995","https://openalex.org/W2794271438","https://openalex.org/W4224871659","https://openalex.org/W4399997081"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W4313890168","https://openalex.org/W2358255476","https://openalex.org/W1886723318"],"abstract_inverted_index":{"Accurate":[0],"runtime":[1,109],"prediction":[2,110],"is":[3],"crucial":[4],"in":[5,108,142],"VLSI":[6,45,100,144],"physical":[7],"design":[8,101,121,127,145],"processes":[9],"to":[10,71],"enhance":[11],"resource":[12],"management,":[13],"scheduling,":[14],"and":[15,30,50,61,90,129,152],"overall":[16,126],"project":[17],"efficiency.":[18],"This":[19,112],"paper":[20],"presents":[21],"a":[22,139],"methodology":[23],"for":[24,150],"predicting":[25],"runtimes":[26],"of":[27,119,156],"floorplanning,":[28],"placement,":[29],"routing":[31],"phases":[32],"using":[33,47],"machine":[34,53,135],"learning":[35,54,136],"models.":[36],"A":[37],"comprehensive":[38],"dataset":[39],"was":[40],"generated":[41],"from":[42],"433":[43],"different":[44],"designs":[46],"Cadence":[48],"Genus":[49],"Innovus.":[51],"Various":[52],"algorithms,":[55],"including":[56],"linear":[57],"regression,":[58],"decision":[59],"trees,":[60],"advanced":[62,157],"ensemble":[63],"methods":[64],"such":[65],"as":[66],"gradient":[67],"boosting,":[68],"were":[69],"evaluated":[70],"identify":[72],"the":[73,99,117,120,148],"most":[74],"effective":[75],"model.":[76],"The":[77,131],"Gradient":[78],"Boosting":[79],"Regressor":[80],"demonstrated":[81],"superior":[82],"performance,":[83],"achieving":[84],"high":[85],"R<sup":[86],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[87],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[88],"scores":[89],"low":[91],"RMSE":[92],"values.":[93],"By":[94],"integrating":[95],"these":[96],"models":[97],"into":[98],"workflow,":[102],"we":[103],"can":[104,137],"achieve":[105],"significant":[106],"improvements":[107],"accuracy.":[111],"approach":[113],"not":[114],"only":[115],"enhances":[116],"efficiency":[118],"process":[122],"but":[123],"also":[124],"reduces":[125],"time":[128],"costs.":[130],"findings":[132],"suggest":[133],"that":[134],"play":[138],"pivotal":[140],"role":[141],"optimizing":[143],"workflows,":[146],"paving":[147],"way":[149],"faster":[151],"more":[153],"cost-effective":[154],"development":[155],"electronic":[158],"devices.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}