{"id":"https://openalex.org/W4403278264","doi":"https://doi.org/10.1109/vdat63601.2024.10705701","title":"An Adaptive Multi-Objective Optimization on CMOS Two Stage Op-Amp Circuit Synthesis","display_name":"An Adaptive Multi-Objective Optimization on CMOS Two Stage Op-Amp Circuit Synthesis","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278264","doi":"https://doi.org/10.1109/vdat63601.2024.10705701"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008675162","display_name":"Patthi Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sridhar P","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103186457","display_name":"Harish M. Kittur","orcid":"https://orcid.org/0000-0002-6752-340X"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harish Mallikarjun Kittur","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184119","display_name":"Arghya Korantak","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arghya Korantak","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101059249","display_name":"Akshat Kumar","orcid":"https://orcid.org/0009-0003-9157-2505"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akshat Kumar","raw_affiliation_strings":["Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014"],"affiliations":[{"raw_affiliation_string":"Vellore Institute of Technology,School of Electronics Engineering,Vellore,India,632 014","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008675162"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.3503,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64300801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.727141797542572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5829471945762634},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5007593631744385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40180516242980957},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18652617931365967}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.727141797542572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5829471945762634},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5007593631744385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40180516242980957},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18652617931365967},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1971349346","https://openalex.org/W2008174815","https://openalex.org/W2020344931","https://openalex.org/W2126105956","https://openalex.org/W2138252514","https://openalex.org/W2144133630","https://openalex.org/W2885447634","https://openalex.org/W2901352397","https://openalex.org/W2981377505","https://openalex.org/W2997526224","https://openalex.org/W3036532492","https://openalex.org/W3047608480","https://openalex.org/W3160469020","https://openalex.org/W3166315890","https://openalex.org/W3200168084","https://openalex.org/W4210552504","https://openalex.org/W4220960087","https://openalex.org/W4225332490","https://openalex.org/W4236195134","https://openalex.org/W4285152899","https://openalex.org/W4379115830","https://openalex.org/W4386570149","https://openalex.org/W4387530110","https://openalex.org/W6630172796"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W3014521742","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2617868873","https://openalex.org/W1595733580","https://openalex.org/W2011204264","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0,51],"paper":[1],"presents":[2],"an":[3],"automated":[4,156],"framework":[5],"for":[6,71,153],"analog/mixed-circuit":[7],"synthesis":[8],"using":[9],"a":[10,60],"Multi-Objective":[11],"Optimization-driven":[12],"Genetic":[13],"Algorithm":[14],"(MOO-GA).":[15],"The":[16,119],"proposed":[17,148],"methodology":[18],"employs":[19],"adaptive":[20,73,120],"non-dominated":[21],"sorting":[22],"genetic":[23],"algorithm":[24],"to":[25,54],"efficiently":[26],"explore":[27],"the":[28,33,68,72,80,84,112,116,124,128,133,142,147,151],"design":[29,157],"space":[30],"and":[31,48,108,130,144,155],"identify":[32],"optimal":[34,136],"configuration":[35],"of":[36,86,132,146,158],"circuit":[37],"parameters,":[38],"including":[39],"transistor":[40],"geometries":[41],"(W/L),":[42],"bias":[43],"currents,":[44],"DC":[45,102],"input":[46],"voltages,":[47],"compensation":[49],"capacitance.":[50],"approach":[52],"aims":[53],"achieve":[55],"desired":[56],"performance":[57,95],"metrics":[58],"within":[59,83],"two-stage":[61],"CMOS":[62,91],"operational":[63],"amplifier.":[64],"Python":[65],"serves":[66],"as":[67],"development":[69],"platform":[70],"MOO-GA,":[74],"while":[75],"Cadence":[76],"Virtuoso":[77],"Spectre":[78],"validates":[79],"generated":[81],"designs":[82],"constraints":[85],"standard":[87],"UMC":[88],"180":[89],"(nm)":[90],"technology.":[92],"Six":[93],"key":[94],"metrics,":[96],"encompassing":[97],"area,":[98],"power":[99],"dissipation,":[100],"open-loop":[101],"gain,":[103],"slew":[104],"rate,":[105],"unity":[106],"gain-bandwidth,":[107],"phase":[109],"margin":[110],"guide":[111],"optimization":[113],"process,":[114],"shaping":[115],"Pareto":[117,135],"frontier.":[118],"mechanism":[121],"incorporated":[122],"in":[123],"MOO-GA":[125],"demonstrably":[126],"enhances":[127],"diversity":[129],"robustness":[131],"achieved":[134],"solutions.":[137],"Comprehensive":[138],"simulation":[139],"results":[140],"confirm":[141],"efficacy":[143],"feasibility":[145],"algorithm,":[149],"paving":[150],"way":[152],"efficient":[154],"high-performance":[159],"analog/mixed":[160],"circuits.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}