{"id":"https://openalex.org/W4403277977","doi":"https://doi.org/10.1109/vdat63601.2024.10705670","title":"Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing","display_name":"Enhancing Performance and Scalability: A Novel Hardware Architecture for 1024-bit Miller-Rabin Primality Testing","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277977","doi":"https://doi.org/10.1109/vdat63601.2024.10705670"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032917952","display_name":"Venkata Reddy Kolagatla","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Venkata Reddy Kolagatla","raw_affiliation_strings":["C-DAC,ChipIN Centre,Bangalore"],"affiliations":[{"raw_affiliation_string":"C-DAC,ChipIN Centre,Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022564712","display_name":"Aneesh Raveendran","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aneesh Raveendran","raw_affiliation_strings":["C-DAC,ChipIN Centre,Bangalore"],"affiliations":[{"raw_affiliation_string":"C-DAC,ChipIN Centre,Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028262376","display_name":"Vivian Desalphine","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivian Desalphine","raw_affiliation_strings":["C-DAC,ChipIN Centre,Bangalore"],"affiliations":[{"raw_affiliation_string":"C-DAC,ChipIN Centre,Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032917952"],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18147014,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.902899980545044,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/primality-test","display_name":"Primality test","score":0.9258594512939453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7459897398948669},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7075343728065491},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45752039551734924},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4304606318473816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41747650504112244},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40492743253707886},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38652873039245605},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2800633907318115},{"id":"https://openalex.org/keywords/prime","display_name":"Prime (order theory)","score":0.13275527954101562},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07426393032073975}],"concepts":[{"id":"https://openalex.org/C191421660","wikidata":"https://www.wikidata.org/wiki/Q829546","display_name":"Primality test","level":3,"score":0.9258594512939453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7459897398948669},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7075343728065491},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45752039551734924},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4304606318473816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41747650504112244},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40492743253707886},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38652873039245605},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2800633907318115},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.13275527954101562},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07426393032073975},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1527427312","https://openalex.org/W1534388293","https://openalex.org/W1602597911","https://openalex.org/W1964053266","https://openalex.org/W1967909581","https://openalex.org/W1998777945","https://openalex.org/W2003736153","https://openalex.org/W2074125170","https://openalex.org/W2089613796","https://openalex.org/W2108092786","https://openalex.org/W2156186849","https://openalex.org/W2556975971","https://openalex.org/W2758012342","https://openalex.org/W2802629666","https://openalex.org/W3033461305","https://openalex.org/W3212510096","https://openalex.org/W4232836212","https://openalex.org/W4241580536","https://openalex.org/W4245047333","https://openalex.org/W6651825174","https://openalex.org/W6779210252"],"related_works":["https://openalex.org/W4300905728","https://openalex.org/W4385966166","https://openalex.org/W3105336851","https://openalex.org/W3150335004","https://openalex.org/W2799924185","https://openalex.org/W1617031287","https://openalex.org/W4362015690","https://openalex.org/W2032521550","https://openalex.org/W2556994082","https://openalex.org/W4401278057"],"abstract_inverted_index":{"This":[0,48],"paper":[1,49],"presents":[2],"a":[3],"novel":[4],"hardware":[5],"architecture":[6,23,94],"for":[7,96],"the":[8,30,45,51,54,58],"1024-bit":[9],"Miller-Rabin":[10,55],"Primality":[11],"tester":[12],"IP":[13],"core,":[14],"designed":[15],"to":[16,28,89],"enhance":[17],"performance":[18,52,87],"and":[19,38,74],"scalability.":[20],"The":[21],"proposed":[22],"leverages":[24],"multi-bit":[25],"processing":[26],"technique":[27],"optimize":[29],"algorithm's":[31],"internal":[32],"partial":[33],"operations":[34],"of":[35,44,53],"modular":[36],"exponentiation":[37],"multiplication,":[39],"thereby":[40],"improving":[41],"overall":[42],"efficiency":[43],"primality":[46],"tester.":[47],"evaluates":[50],"algorithm":[56],"on":[57],"Virtex-6":[59],"FPGA":[60],"(XC6VLX550T-2ff1759)":[61],"device,":[62],"considering":[63],"metrics":[64],"such":[65],"as":[66],"logic":[67],"resource":[68],"utilization,":[69],"maximum":[70],"operating":[71],"frequency,":[72],"Latency":[73],"Area":[75],"x":[76],"Time":[77],"(AT)":[78],"metrics.":[79],"Our":[80],"experimental":[81],"results":[82],"demonstrate":[83],"significant":[84],"improvements":[85],"in":[86],"compared":[88],"existing":[90],"approaches,":[91],"making":[92],"our":[93],"well-suited":[95],"high-performance":[97],"cryptographic":[98],"applications.":[99]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}