{"id":"https://openalex.org/W4403277984","doi":"https://doi.org/10.1109/vdat63601.2024.10705665","title":"Design and Implementation of 5-Stage Pipelined RISC-V Processor on FPGA","display_name":"Design and Implementation of 5-Stage Pipelined RISC-V Processor on FPGA","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277984","doi":"https://doi.org/10.1109/vdat63601.2024.10705665"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108184043","display_name":"Pankaj Nair V. M","orcid":null},"institutions":[{"id":"https://openalex.org/I3129367976","display_name":"A P J Abdul Kalam Technological University","ror":"https://ror.org/04yn30r61","country_code":"IN","type":"education","lineage":["https://openalex.org/I3129367976"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pankaj Nair V. M","raw_affiliation_strings":["College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India"],"affiliations":[{"raw_affiliation_string":"College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India","institution_ids":["https://openalex.org/I3129367976"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052576845","display_name":"V Lalu","orcid":null},"institutions":[{"id":"https://openalex.org/I3129367976","display_name":"A P J Abdul Kalam Technological University","ror":"https://ror.org/04yn30r61","country_code":"IN","type":"education","lineage":["https://openalex.org/I3129367976"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lalu V","raw_affiliation_strings":["College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India"],"affiliations":[{"raw_affiliation_string":"College of Engineering Trivandrum APJ Abdul Kalam Technological University,Dept. of Electronics and Communication Engineering,Trivandrum,India","institution_ids":["https://openalex.org/I3129367976"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108184043"],"corresponding_institution_ids":["https://openalex.org/I3129367976"],"apc_list":null,"apc_paid":null,"fwci":4.3437,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.9584008,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9018999934196472,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8339480757713318},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7624266147613525},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7191885709762573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4995424747467041},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4486888349056244},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38207435607910156},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2625296711921692}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8339480757713318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7624266147613525},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7191885709762573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4995424747467041},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4486888349056244},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38207435607910156},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2625296711921692}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W3019259883","https://openalex.org/W4213324925","https://openalex.org/W4237840813","https://openalex.org/W4292388364","https://openalex.org/W4309639889","https://openalex.org/W4313129188","https://openalex.org/W4366376865","https://openalex.org/W4385080211"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804"],"abstract_inverted_index":{"This":[0,179],"paper":[1,180],"presents":[2],"the":[3,17,50,130,142,186,189,193],"design":[4,121,190],"and":[5,38,58,66,122,145,170,196],"implementation":[6,123],"of":[7,167,176,185],"a":[8,45,59,76,99,108,116,155,163,172,182,198],"32-bit,":[9],"in-order,":[10],"5-stage":[11],"pipelined":[12],"RISC-V":[13,77],"processor,":[14],"executed":[15],"on":[16,43,92,154],"Basys":[18],"3":[19],"Artix-7":[20],"FPGA.":[21],"RISC-V,":[22],"an":[23],"open-source":[24],"Instruction":[25],"Set":[26],"Architecture":[27],"(ISA),":[28],"has":[29],"gained":[30],"significant":[31],"attention":[32],"due":[33],"to":[34,49,74],"its":[35],"simplicity,":[36],"scalability,":[37],"modularity.":[39],"Our":[40],"focus":[41],"is":[42,73,80],"implementing":[44],"processor":[46,78,97,161],"core":[47],"adhering":[48],"RV32IM":[51],"ISA,":[52],"which":[53],"incorporates":[54],"static":[55],"branch":[56],"prediction":[57],"hybrid":[60],"encoding":[61,68],"approach":[62],"using":[63,107,127,141],"both":[64],"one-hot":[65],"binary":[67],"schemes.":[69],"The":[70,96,120,160],"primary":[71],"motivation":[72],"develop":[75],"that":[79],"not":[81],"only":[82],"accessible":[83],"for":[84,90],"beginners":[85],"but":[86],"also":[87],"sufficiently":[88],"lightweight":[89],"deployment":[91],"modest":[93],"FPGA":[94],"platforms.":[95],"integrates":[98],"Universal":[100],"Asynchronous":[101],"Receiver":[102],"Transmitter":[103],"(UART)":[104],"peripheral,":[105],"designed":[106],"finite":[109],"state":[110],"machine":[111],"(FSM),":[112],"transforming":[113],"it":[114],"into":[115],"basic":[117],"System-on-Chip":[118],"(SoC).":[119],"were":[124],"carried":[125],"out":[126],"SystemVerilog":[128],"within":[129],"Vivado":[131,143],"Design":[132],"Suite":[133],"2023.2.":[134],"Functional":[135],"verification":[136],"was":[137,148],"conducted":[138],"through":[139],"simulation":[140],"Simulator,":[144],"further":[146],"validation":[147],"achieved":[149,162],"by":[150],"monitoring":[151],"output":[152],"data":[153],"serial":[156],"terminal":[157],"post-FPGA":[158],"implementation.":[159],"maximum":[164],"operating":[165],"frequency":[166],"65":[168],"MHz":[169],"consumed":[171],"total":[173],"chip":[174],"power":[175],"119":[177],"mW.":[178],"provides":[181],"comprehensive":[183],"overview":[184],"literature,":[187],"details":[188],"methodology,":[191],"describes":[192],"experimental":[194],"setup,":[195],"offers":[197],"comparative":[199],"evaluation":[200],"with":[201],"similar":[202],"processors.":[203]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}