{"id":"https://openalex.org/W3214440196","doi":"https://doi.org/10.1109/vdat53777.2021.9601109","title":"Formal Verification and Analysis of a Pseudo Random Number Generator","display_name":"Formal Verification and Analysis of a Pseudo Random Number Generator","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3214440196","doi":"https://doi.org/10.1109/vdat53777.2021.9601109","mag":"3214440196"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9601109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091068830","display_name":"David Selvakumar","orcid":"https://orcid.org/0000-0002-7461-1416"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"David Selvakumar","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC), Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC), Bangalore, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112565792","display_name":"J. Mervin","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J Mervin","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC), Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC), Bangalore, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015417762","display_name":"Shashikala Pattanshetty","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shashikala Pattanshetty","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC), Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC), Bangalore, India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029896017","display_name":"D. Vivian","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D Vivian","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC), Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC), Bangalore, India","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091068830"],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.1938,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.50978899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7513277530670166},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6763189435005188},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.6556532382965088},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6084213852882385},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5729325413703918},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5333309769630432},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5018894672393799},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.500516414642334},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4868294596672058},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.46235308051109314},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.46203023195266724},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.43057918548583984},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.419075071811676},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4136899411678314},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41178983449935913},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4085979759693146},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37621641159057617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2868644595146179},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12100043892860413}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7513277530670166},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6763189435005188},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.6556532382965088},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6084213852882385},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5729325413703918},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5333309769630432},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5018894672393799},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.500516414642334},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4868294596672058},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.46235308051109314},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.46203023195266724},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.43057918548583984},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.419075071811676},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4136899411678314},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41178983449935913},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4085979759693146},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37621641159057617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2868644595146179},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12100043892860413},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9601109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1917325995","https://openalex.org/W2171999426","https://openalex.org/W2395932335","https://openalex.org/W2510120489","https://openalex.org/W2532644805","https://openalex.org/W2533964870","https://openalex.org/W2615425209","https://openalex.org/W2751246305","https://openalex.org/W2810470976","https://openalex.org/W4237322226"],"related_works":["https://openalex.org/W2162615969","https://openalex.org/W2106507440","https://openalex.org/W3120172095","https://openalex.org/W2096723742","https://openalex.org/W2152752131","https://openalex.org/W2119463768","https://openalex.org/W2034695828","https://openalex.org/W1489588785","https://openalex.org/W2156910727","https://openalex.org/W3214440196"],"abstract_inverted_index":{"Formal":[0],"verification":[1,73],"and":[2,42,50,62,74,92,95],"analysis":[3,75],"of":[4,14,16,76],"a":[5,9,68,77],"crypto":[6,40],"hardware":[7,21,27],"requires":[8],"formal":[10,12,72],"specification,":[11],"proof":[13],"equivalence":[15,91],"the":[17,20],"specification":[18],"with":[19,81],"realization.":[22],"Pseudo":[23],"Random":[24],"Number":[25],"Generator":[26],"in":[28],"Verilog":[29],"RTL":[30],"or":[31],"equivalent":[32],"has":[33],"an":[34],"entropy":[35],"source":[36],"for":[37,56],"random":[38],"seed,":[39],"algorithms":[41],"processing":[43],"unit,":[44],"authenticated":[45],"access":[46],"depicting":[47],"static":[48],"behavior;":[49],"dynamic":[51],"finite":[52],"state":[53],"machines":[54],"(FSM)":[55],"data":[57],"flow":[58],"control,":[59],"fault/error":[60],"checks":[61],"recovery.":[63],"This":[64],"paper":[65],"focusses":[66],"on":[67],"unified,":[69],"transitive,":[70],"compositional":[71],"FPGA":[78],"based":[79,87],"PRNG":[80],"statistical":[82],"methods,":[83],"quantitative":[84],"physical":[85],"measurements":[86],"analysis,":[88],"symbolic":[89],"logical":[90],"model":[93],"checks,":[94],"properties":[96],"verification.":[97]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}