{"id":"https://openalex.org/W3211744662","doi":"https://doi.org/10.1109/vdat53777.2021.9601075","title":"High Speed and Power Efficient Multiplexer based Matrix Vector Multiplication for LSTM Network","display_name":"High Speed and Power Efficient Multiplexer based Matrix Vector Multiplication for LSTM Network","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3211744662","doi":"https://doi.org/10.1109/vdat53777.2021.9601075","mag":"3211744662"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9601075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019861813","display_name":"Tresa Joseph","orcid":"https://orcid.org/0000-0002-2624-376X"},"institutions":[{"id":"https://openalex.org/I114845381","display_name":"National Institute of Technology Calicut","ror":"https://ror.org/03yyd7552","country_code":"IN","type":"education","lineage":["https://openalex.org/I114845381"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Tresa Joseph","raw_affiliation_strings":["National Institute of Technology, Calicut, Kerala, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Calicut, Kerala, India","institution_ids":["https://openalex.org/I114845381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071621923","display_name":"T. S. Bindiya","orcid":null},"institutions":[{"id":"https://openalex.org/I114845381","display_name":"National Institute of Technology Calicut","ror":"https://ror.org/03yyd7552","country_code":"IN","type":"education","lineage":["https://openalex.org/I114845381"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. S. Bindiya","raw_affiliation_strings":["National Institute of Technology, Calicut, Kerala, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Calicut, Kerala, India","institution_ids":["https://openalex.org/I114845381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019861813"],"corresponding_institution_ids":["https://openalex.org/I114845381"],"apc_list":null,"apc_paid":null,"fwci":0.4606,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60981382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8726633191108704},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.7587002515792847},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7083956003189087},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6808868646621704},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6603142023086548},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6471832990646362},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5278679728507996},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4825950860977173},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4737206995487213},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4607774615287781},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.45641782879829407},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.42899876832962036},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.42109423875808716},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3844633996486664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3667600452899933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33833691477775574},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2784489393234253},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20210617780685425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10532993078231812},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08362573385238647},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07595410943031311}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8726633191108704},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.7587002515792847},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7083956003189087},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6808868646621704},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6603142023086548},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6471832990646362},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5278679728507996},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4825950860977173},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4737206995487213},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4607774615287781},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.45641782879829407},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.42899876832962036},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.42109423875808716},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3844633996486664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3667600452899933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33833691477775574},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2784489393234253},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20210617780685425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10532993078231812},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08362573385238647},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07595410943031311},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9601075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2144499799","https://openalex.org/W2160815625","https://openalex.org/W2730834423","https://openalex.org/W2871705258","https://openalex.org/W2883583014","https://openalex.org/W2886025771","https://openalex.org/W2955092019","https://openalex.org/W2962820060","https://openalex.org/W2979624870","https://openalex.org/W2981800892","https://openalex.org/W2984242728","https://openalex.org/W3013382035","https://openalex.org/W3102383356","https://openalex.org/W4239824580","https://openalex.org/W4246843485"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W3097021436","https://openalex.org/W2081028741","https://openalex.org/W3211744662","https://openalex.org/W4394858917","https://openalex.org/W1978882987","https://openalex.org/W2168675153","https://openalex.org/W2507587341","https://openalex.org/W2078992878"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,66,108,130,140],"multiplexer":[4,120],"based":[5],"technique":[6],"for":[7,111],"accelerating":[8],"matrix":[9],"vector":[10],"multiplication":[11,24],"(MVM)":[12],"in":[13,35,51,69,90,132],"long":[14],"short":[15],"term":[16],"memory":[17],"networks.":[18],"The":[19,38,127],"concept":[20],"of":[21,30,42,53,86,94,123,136,144],"multiple":[22],"constant":[23],"with":[25,65,139],"separate":[26],"generation":[27],"and":[28,56,73],"selection":[29],"partial":[31],"products":[32],"is":[33,46,62,115],"used":[34],"this":[36],"design.":[37],"most":[39],"important":[40],"benefit":[41],"the":[43,47,70,80,98,104,124,133,137],"proposed":[44],"architecture":[45,121],"reduced":[48],"implementation":[49,134],"complexity":[50,72,135],"terms":[52],"cell":[54],"area":[55],"power":[57,74,142],"efficiency.":[58],"A":[59],"truncating":[60],"method":[61],"effectively":[63],"utilized":[64],"guaranteed":[67],"reduction":[68,131,143],"hardware":[71],"consumption.":[75],"For":[76],"inner":[77,112],"product":[78,113],"computations,":[79],"input":[81],"coefficients":[82],"are":[83],"truncated":[84],"instead":[85,122],"being":[87],"shifted,":[88],"which":[89,117],"turn":[91],"make":[92],"use":[93],"combinational":[95],"circuits":[96],"replacing":[97],"sequential":[99],"designs.":[100],"Also,":[101],"to":[102],"improve":[103],"overall":[105],"clock":[106],"period,":[107],"novel":[109],"design":[110],"computations":[114],"envisaged,":[116],"uses":[118],"modified":[119],"existing":[125],"method.":[126],"results":[128],"show":[129],"MVM":[138],"significant":[141],"14%.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}