{"id":"https://openalex.org/W3211586661","doi":"https://doi.org/10.1109/vdat53777.2021.9601025","title":"A Hardware Generator for Posit Arithmetic and its FPGA Prototyping","display_name":"A Hardware Generator for Posit Arithmetic and its FPGA Prototyping","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3211586661","doi":"https://doi.org/10.1109/vdat53777.2021.9601025","mag":"3211586661"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9601025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085264513","display_name":"Diksha Shekhawat","orcid":null},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Diksha Shekhawat","raw_affiliation_strings":["CSIR-CEERI, Pilani, India-333031"],"affiliations":[{"raw_affiliation_string":"CSIR-CEERI, Pilani, India-333031","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052030648","display_name":"Apoorva Jangir","orcid":"https://orcid.org/0000-0003-3353-8010"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Apoorva Jangir","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India-333031"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India-333031","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011088447","display_name":"Jai Gopal Pandey","orcid":"https://orcid.org/0000-0001-9937-7438"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jai Gopal Pandey","raw_affiliation_strings":["CSIR-CEERI, Pilani, India-333031","CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India-333031"],"affiliations":[{"raw_affiliation_string":"CSIR-CEERI, Pilani, India-333031","institution_ids":["https://openalex.org/I41763900"]},{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India-333031","institution_ids":["https://openalex.org/I41763900"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085264513"],"corresponding_institution_ids":["https://openalex.org/I41763900"],"apc_list":null,"apc_paid":null,"fwci":0.2959,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62760296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8201011419296265},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8104851841926575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7031345367431641},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6575244665145874},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6297205686569214},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5353487133979797},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4975447952747345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4747384190559387},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.46220043301582336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4565860629081726},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.4385318160057068},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.4275818169116974},{"id":"https://openalex.org/keywords/ieee-floating-point","display_name":"IEEE floating point","score":0.41787847876548767},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4082341492176056},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.26135653257369995},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17005014419555664},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15901261568069458}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8201011419296265},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8104851841926575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7031345367431641},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6575244665145874},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6297205686569214},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5353487133979797},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4975447952747345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4747384190559387},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.46220043301582336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4565860629081726},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.4385318160057068},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.4275818169116974},{"id":"https://openalex.org/C137231763","wikidata":"https://www.wikidata.org/wiki/Q828287","display_name":"IEEE floating point","level":3,"score":0.41787847876548767},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4082341492176056},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.26135653257369995},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17005014419555664},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15901261568069458},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9601025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9601025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1970560020","https://openalex.org/W2168724907","https://openalex.org/W2743322459","https://openalex.org/W2799131675","https://openalex.org/W2802631930","https://openalex.org/W2896839830","https://openalex.org/W2900808484","https://openalex.org/W2908782257","https://openalex.org/W2948396960","https://openalex.org/W2952499714","https://openalex.org/W3035792641","https://openalex.org/W3043484776","https://openalex.org/W3163301179","https://openalex.org/W3168053017","https://openalex.org/W6742278618"],"related_works":["https://openalex.org/W1526136018","https://openalex.org/W2046700619","https://openalex.org/W975020229","https://openalex.org/W4385211892","https://openalex.org/W3022308231","https://openalex.org/W2107415779","https://openalex.org/W2389022694","https://openalex.org/W2171044748","https://openalex.org/W622629732","https://openalex.org/W1464584969"],"abstract_inverted_index":{"Posit":[0],"arithmetic":[1],"has":[2,68],"better":[3],"dynamic":[4],"range":[5],"and":[6,20,37,85],"accuracy":[7],"over":[8],"the":[9,29,57,72],"conventional":[10],"IEEE-754":[11],"floating-point.":[12],"In":[13,62,92],"this":[14],"paper,":[15],"architectures":[16,39,52,96],"for":[17,82,87],"posit":[18,104],"adder/subtractor":[19],"multiplier":[21,89],"have":[22,45,53],"been":[23,46,54,69],"proposed":[24],"that":[25,71],"work":[26],"as":[27],"per":[28],"desired":[30],"bit":[31],"size":[32,43],"of":[33,50,74],"operands.":[34],"Here,":[35],"16":[36],"32-bit":[38,88],"with":[40,64,76,90],"different":[41],"exponent":[42],"(ES)":[44],"designed.":[47],"FPGA":[48],"implementations":[49],"these":[51],"done":[55],"on":[56],"Xilinx":[58],"Virtex-7":[59],"xc7vx330t-3ffg1157":[60],"device.":[61],"comparison":[63],"existing":[65],"work,":[66],"it":[67],"observed":[70],"usage":[73],"LUTs":[75],"ES=2":[77],"is":[78],"lowered":[79],"by":[80],"7.11/16.07%":[81],"16/32-bit":[83,94,103],"adders,":[84],"1.81%":[86],"ES=3.":[91],"addition,":[93],"adder":[95],"require":[97],"31.47/31.66%":[98],"lesser":[99,108],"datapath":[100],"delay.":[101,109],"The":[102],"multipliers":[105],"consume":[106],"10.40/10.84%":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}