{"id":"https://openalex.org/W3213854152","doi":"https://doi.org/10.1109/vdat53777.2021.9600989","title":"A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA","display_name":"A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3213854152","doi":"https://doi.org/10.1109/vdat53777.2021.9600989","mag":"3213854152"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9600989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076279434","display_name":"Abi K. Krishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Abi K Krishnan","raw_affiliation_strings":["Cochin University of Science And Technology, Kochi, India"],"affiliations":[{"raw_affiliation_string":"Cochin University of Science And Technology, Kochi, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104011758","display_name":"MH Supriya","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"MH Supriya","raw_affiliation_strings":["Cochin University of Science And Technology, Kochi, India"],"affiliations":[{"raw_affiliation_string":"Cochin University of Science And Technology, Kochi, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022529362","display_name":"S. Nalesh","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Nalesh","raw_affiliation_strings":["Cochin University of Science And Technology, Kochi, India"],"affiliations":[{"raw_affiliation_string":"Cochin University of Science And Technology, Kochi, India","institution_ids":["https://openalex.org/I20497027"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076279434"],"corresponding_institution_ids":["https://openalex.org/I20497027"],"apc_list":null,"apc_paid":null,"fwci":0.1698,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52262057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11192","display_name":"Underwater Vehicles and Communication Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2212","display_name":"Ocean Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11192","display_name":"Underwater Vehicles and Communication Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2212","display_name":"Ocean Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9825000166893005,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7627286314964294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6738021373748779},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.6706457734107971},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6508693695068359},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6098781824111938},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.5596306324005127},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5525675415992737},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5159452557563782},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12412729859352112},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1045730710029602}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7627286314964294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6738021373748779},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.6706457734107971},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6508693695068359},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6098781824111938},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.5596306324005127},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5525675415992737},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5159452557563782},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12412729859352112},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1045730710029602},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9600989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1501569833","https://openalex.org/W1541850995","https://openalex.org/W1563299586","https://openalex.org/W1825043432","https://openalex.org/W1984671220","https://openalex.org/W1989284215","https://openalex.org/W1990336694","https://openalex.org/W2027862738","https://openalex.org/W2080009129","https://openalex.org/W2098632014","https://openalex.org/W2129324213","https://openalex.org/W2423432657","https://openalex.org/W2537902178","https://openalex.org/W2807824988","https://openalex.org/W2887188647","https://openalex.org/W3013701257","https://openalex.org/W3103284808","https://openalex.org/W6632186162","https://openalex.org/W6775715975"],"related_works":["https://openalex.org/W2371772824","https://openalex.org/W2350519679","https://openalex.org/W2169881414","https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2369211480","https://openalex.org/W2350916690","https://openalex.org/W3183479905","https://openalex.org/W2386412156","https://openalex.org/W1975283619"],"abstract_inverted_index":{"Data":[0],"acquisition":[1],"systems":[2,29,61],"are":[3,30,43,51,62,139],"required":[4],"to":[5,15,23,64,105,214],"condition":[6],"the":[7,49,58,75,83,91,94,114,148,154,192,201,204,208,246],"low-level":[8],"analog":[9],"signals":[10],"from":[11,225],"various":[12],"sensors":[13,42,50,175],"and":[14,48,127,131,153,166,234,245],"convert":[16],"them":[17],"into":[18],"digital":[19],"format":[20],"in":[21,33,45,69,141,180,197],"order":[22],"facilitate":[24],"downstream":[25],"processing.":[26],"Distributed":[27],"DAQ":[28,60,95,111,182],"commonly":[31],"used":[32,44,240],"SONAR":[34],"systems,":[35],"as":[36],"a":[37,65,100,107,142,158,228,252],"large":[38],"number":[39,149],"of":[40,74,82,93,116,150,174,203,231],"acoustic":[41],"big":[46],"platforms":[47],"physically":[52],"distributed.":[53],"The":[54,79,218],"data":[55,76,118],"collected":[56],"by":[57,190],"distributed":[59,110,181],"transmitted":[63],"central":[66],"processing":[67,73],"system":[68,85],"real-time":[70],"where":[71],"further":[72],"is":[77,122,162,176,188],"done.":[78],"operating":[80],"environment":[81],"underwater":[84],"can":[86],"impose":[87],"severe":[88],"restrictions":[89],"on":[90,222],"design":[92],"system.":[96,112],"This":[97],"paper":[98],"presents":[99],"hardware-software":[101],"co-design":[102],"based":[103],"approach":[104],"implementing":[106,191,200],"resource-efficient":[108],"FPGA-based":[109],"Here,":[113],"functionality":[115],"deterministic":[117],"transmission":[119],"through":[120],"Ethernet":[121,160],"implemented":[123,140],"using":[124,169,251],"RTL":[125,167],"modules,":[126],"remote":[128],"health":[129],"monitoring":[130],"configuration":[132],"control":[133],"functionalities":[134],"with":[135,227,241],"TCP/IP":[136],"stack":[137],"support":[138],"soft-processor":[143,238],"inside":[144],"FPGA.":[145,198],"To":[146],"reduce":[147],"external":[151],"cables":[152],"FPGA":[155,224],"resource":[156,229],"utilization,":[157],"single":[159],"MAC":[161],"shared":[163],"between":[164],"processor":[165],"modules":[168],"AXI":[170],"switches.":[171],"Synchronized":[172],"sampling":[173],"an":[177],"important":[178],"requirement":[179],"systems.":[183],"In":[184],"this":[185],"paper,":[186],"synchronization":[187,211],"achieved":[189],"IEEE1588":[193],"precision":[194],"time":[195],"protocol":[196],"By":[199],"timestamping":[202],"PTP":[205],"messages":[206],"at":[207],"RGMII":[209],"interface,":[210],"accuracy":[212],"close":[213],"300ns":[215],"was":[216,220,239,249],"achieved.":[217],"implementation":[219],"done":[221],"Artix7":[223],"Xilinx":[226],"utilization":[230],"36K":[232],"LUTs":[233],"43K":[235],"flip-flops.":[236],"MicroBlaze":[237],"100":[242],"MHz":[243,254],"clock":[244],"Synchronization":[247],"Timer":[248],"generated":[250],"200":[253],"clock.":[255]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}