{"id":"https://openalex.org/W3211492798","doi":"https://doi.org/10.1109/vdat53777.2021.9600953","title":"Analytical Modelling of a CMOS Inter Spike Interval Decoder for Resistive Crossbar based Brain Inspired Computing","display_name":"Analytical Modelling of a CMOS Inter Spike Interval Decoder for Resistive Crossbar based Brain Inspired Computing","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3211492798","doi":"https://doi.org/10.1109/vdat53777.2021.9600953","mag":"3211492798"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9600953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043934496","display_name":"Sahibia Kaur Vohra","orcid":"https://orcid.org/0000-0001-5592-9552"},"institutions":[{"id":"https://openalex.org/I119241673","display_name":"Indian Institute of Technology Ropar","ror":"https://ror.org/02qkhhn56","country_code":"IN","type":"education","lineage":["https://openalex.org/I119241673"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sahibia Kaur Vohra","raw_affiliation_strings":["Indian Institute of Technology, Ropar, Ropar, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Ropar, Ropar, India","institution_ids":["https://openalex.org/I119241673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018547120","display_name":"Sherin Ann Thomas","orcid":"https://orcid.org/0000-0001-9094-4029"},"institutions":[{"id":"https://openalex.org/I119241673","display_name":"Indian Institute of Technology Ropar","ror":"https://ror.org/02qkhhn56","country_code":"IN","type":"education","lineage":["https://openalex.org/I119241673"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sherin Thomas","raw_affiliation_strings":["Indian Institute of Technology, Ropar, Ropar, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Ropar, Ropar, India","institution_ids":["https://openalex.org/I119241673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091642484","display_name":"Mahendra Sakare","orcid":"https://orcid.org/0000-0002-5839-3463"},"institutions":[{"id":"https://openalex.org/I119241673","display_name":"Indian Institute of Technology Ropar","ror":"https://ror.org/02qkhhn56","country_code":"IN","type":"education","lineage":["https://openalex.org/I119241673"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahendra Sakare","raw_affiliation_strings":["Indian Institute of Technology, Ropar, Ropar, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Ropar, Ropar, India","institution_ids":["https://openalex.org/I119241673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038798963","display_name":"Devarshi Mrinal Das","orcid":"https://orcid.org/0000-0002-8092-0979"},"institutions":[{"id":"https://openalex.org/I119241673","display_name":"Indian Institute of Technology Ropar","ror":"https://ror.org/02qkhhn56","country_code":"IN","type":"education","lineage":["https://openalex.org/I119241673"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Devarshi Mrinal Das","raw_affiliation_strings":["Indian Institute of Technology, Ropar, Ropar, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Ropar, Ropar, India","institution_ids":["https://openalex.org/I119241673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043934496"],"corresponding_institution_ids":["https://openalex.org/I119241673"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44578441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.933822512626648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563749551773071},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.6946796178817749},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6833338737487793},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5788388252258301},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5251431465148926},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.4942960739135742},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.468264639377594},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.43717411160469055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4299297332763672},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.4188275933265686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3565910756587982},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28972935676574707},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.2601779103279114},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.25849485397338867},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23891383409500122},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12166038155555725},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10318157076835632},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09370914101600647}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.933822512626648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563749551773071},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.6946796178817749},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6833338737487793},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5788388252258301},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5251431465148926},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.4942960739135742},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.468264639377594},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.43717411160469055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4299297332763672},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.4188275933265686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3565910756587982},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28972935676574707},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2601779103279114},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.25849485397338867},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23891383409500122},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12166038155555725},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10318157076835632},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09370914101600647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9600953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1978306818","https://openalex.org/W2061056596","https://openalex.org/W2331437931","https://openalex.org/W2608091720","https://openalex.org/W2766107700","https://openalex.org/W2810068957","https://openalex.org/W2982632705"],"related_works":["https://openalex.org/W2612269878","https://openalex.org/W2542565870","https://openalex.org/W2588565308","https://openalex.org/W3089892344","https://openalex.org/W3081559266","https://openalex.org/W3160415743","https://openalex.org/W4386227293","https://openalex.org/W4313442939","https://openalex.org/W4372267706","https://openalex.org/W2885510266"],"abstract_inverted_index":{"The":[0,20,102],"enhanced":[1],"performance":[2],"of":[3,31,40,63,79,118,127],"neuromorphic":[4,23,41],"computing":[5,10,42],"over":[6,70],"conventional":[7],"Von":[8],"Neumann":[9],"results":[11],"in":[12,28,106],"high":[13,64],"accuracy,":[14],"energy":[15,21,68],"and":[16,53,67,94,138],"area":[17],"efficient":[18,22],"operations.":[19],"systems":[24],"process":[25,139],"the":[26,29,37,46,49,54,61,76,107,119,125,128],"information":[27,52,65],"form":[30],"spikes.":[32],"Neural":[33],"coding":[34],"schemes":[35],"is":[36,104,134],"critical":[38],"aspect":[39],"as":[43],"it":[44],"defines":[45],"relationship":[47],"between":[48],"input":[50],"sensory":[51],"spike":[55],"train.":[56],"Inter-spike-interval":[57],"(ISI)":[58,83],"encoding":[59],"shows":[60,75],"advantages":[62],"density":[66],"efficiency":[69],"rate":[71],"encoding.":[72],"This":[73,86],"paper":[74],"analytical":[77,116],"modelling":[78],"Inter":[80],"Spike":[81],"Interval":[82],"decoding":[84,87],"scheme.":[85],"scheme":[88],"uses":[89],"a":[90],"CMOS":[91,112],"implemented":[92,105],"sample":[93],"hold":[95],"circuit":[96,103],"for":[97,115,136],"ISI":[98],"to":[99,123],"voltage":[100],"transformation.":[101],"Cadence":[108],"Virtuoso":[109],"environment":[110],"using":[111],"180nm":[113],"technology":[114],"verification":[117],"simulation":[120,133],"results.":[121],"Also,":[122],"demonstrate":[124],"robustness":[126],"decoder":[129],"circuit,":[130],"Monte":[131],"Carlo":[132],"done":[135],"mismatch":[137],"variation.":[140]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}